SN54LVT639, SN74LVT639 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS SCB5475A – JUNE 1994 – REVISED JULY 1995

0.15 (I.) (**T**000

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- A-Bus Outputs Are Open Collector; B-Bus Outputs Are 3 State
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs (B Port) Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These 'LVT639 are designed for asynchronous communication between open-collector and 3-state buses. These devices transmit data from the A bus (open collector) to the B bus (3 state) or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided on the B bus to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT639 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT639 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT639 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN34LV	1639J PACKAGE
SN74LVT639	. DB, DW, OR PW PACKAGE
	(TOP VIEW)

DIR		²⁰ 20 <u>∨_c</u> c
A1	2	19 OE
A2	3	18 B1
A3	4	17 🛛 B2
A4	5	16 🛛 B3
A5	6	15 🛛 B4
A6	7	14 🛛 B5
A7	8	13 🛛 B6
A8	9	12 🛛 B7
GND	10	11 B8
CNIE AL	VT620	


SN54LVT639 ... FK PACKAGE (TOP VIEW)




SN54LVT639, SN74LVT639 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS

FUNCTION TABLE						
INPUTS		OPERATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	н	A data to B bus				
Н	Х	Isolation				

logic symbol[†]





logic diagram (positive logic)

To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT639	96 mA
SN74LVT639	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT639	48 mA
SN74LVT639	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	
Storage temperature range, T _{stg}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. 3. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book. literature number SCBD002B.



SN54LVT639, SN74LVT639 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS SCBS475A – JUNE 1994 – REVISED JULY 1995

recommended operating conditions (see Note 4)

			SN54L	VT639	SN74LVT639		UNIT	
			MIN	MAX	MIN	MAX	UNIT	
V _{CC} Supply voltage			2.7	3.6	2.7	3.6	V	
VIH	VIH High-level input voltage		2		2		V	
VIL	VIL Low-level input voltage			0.8		0.8	V	
VI	Input voltage			5.5		5.5	V	
Vон	High-level output voltage	A port		3.6		3.6	V	
ЮН	High-level output current	B port		-24		-32	mA	
IOL	Low-level output current			48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
ТА	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN54LVT639, SN74LVT639 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS SCB5475A – JUNE 1994 – REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			SN54LVT649			SN74LVT649				
PARAMETER				MIN	TYP†	MAX	MIN	TYP†	MAX		
VIK	V _{CC} = 2.7 V,	lı = –18 mA				-1.2			-1.2	V	
IОН	V _{CC} = 3 V,	VOH = 3.6 V				20			20	μA	
	V_{CC} = MIN to MAX [‡] , I _{OH} = -100 µA			VCC-0).2		V _{CC} -0	.2			
	$V_{CC} = 2.7 V,$	I _{OH} = – 8 mA		2.4			2.4			v	
VOH	V _{CC} = 3 V	I _{OH} = – 24 mA		2						v	
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$	I _{OH} = -32 mA				2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA	L = 100 μA			0.2			0.2		
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5		
Ve		I _{OL} = 16 mA				0.4			0.4	v	
VOL	$V_{CC} = 3 V$	I _{OL} = 32 mA I _{OL} = 48 mA				0.5			0.5	v	
	vCC = 3 v					0.55					
		I _{OL} = 64 mA							0.55		
	$V_{CC} = 3.6 V,$	$V_I = V_{CC} \text{ or } GND$	Control			±1			±1		
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V _I = 5.5 V	inputs			10			10		
lj –	V _{CC} = 3.6 V	VI = 5.5 V	A or B ports§			100			20	μA	
		$V_I = V_{CC}$				5			5		
		V _I = 0				-10			-10		
l _{off}	$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V	B port						±100	μA	
ha in	V _{CC} = 3 V	V _I = 0.8 V	B port	75			75			μΑ	
^I I(hold)		V _I = 2 V		-75			-75				
IOZH	V _{CC} = 3.6 V,	V _O = 3 V	B port			1			1	μA	
IOZL	V _{CC} = 3.6 V,	$V_{O} = 0.5 V$	B port			-1			-1	μA	
	V _{CC} = 3.6 V,		Outputs high		0.13	0.5		0.13	0.19	mA	
ICC		I _O = 0,	Outputs low		8.8	14		8.8	12		
-00	$V_I = V_{CC}$ or GND		Outputs disabled		0.13	0.5		0.13	0.19		
∆ICC¶	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND					0.3			0.2	mA	
Ci	VI = 3 V or 0				4			4		pF	
Cio	V _O = 3 V or 0				10			10		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.


[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\frac{1}{2}$ Unused terminals at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVT639, SN74LVT639 **3.3-V ABT OCTAL BUS TRANSCEIVERS** WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS SCBS475A - JUNE 1994 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

RUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated