SCBS473B – JUNE 1994 – REVISED JANUARY 1997

 Output Ports Have Equivalent 25-Ω Series Resistors So No External Resistors Are Required 	SN54ABT162823 WD PACKAGE SN74ABT162823 DL PACKAGE (TOP VIEW)	
 Members of the Texas Instruments Widebus[™] Family 	1 <u>CLR</u> 1 56 1CLK 10E 2 55 1CLK	
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	1Q1 [] 3 54] 1D1 GND [] 4 53] GND	
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	1Q4 [8 49] 1D4 1Q5 [9 48] 1D5	
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	1Q6 10 47 1D6 GND 11 46 GND 1Q7 12 45 1D7	
 Flow-Through Architecture Optimizes PCB Layout 	1Q8 [13 44] 1D8 1Q9 [14 43] 1D9	
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) 	2Q1 15 42 2D1 2Q2 16 41 2D2	
Package Using 25-mil Center-to-Center Spacings	2Q3 17 40 2D3 GND 18 39 GND 2Q4 19 38 2D4	
description	2Q5	
These 18-bit bus-interface flip-flops feature 3-state outputs designed specifically for driving	V _{CC} 22 35 V _{CC} 2Q7 23 34 2D7	
highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports,	2Q8 224 33 2D8 GND 25 32 GND 2Q9 26 31 2D9	
bidirectional bus drivers with parity, and working	20E 27 30 2CLKEN	

The 'ABT162823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (\overline{CLKEN}) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking \overline{CLKEN} high disables the clock buffer, thus latching the outputs. Taking the clear (\overline{CLR}) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable (\overline{OE}) input places the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

2CLR 28

29 20LK

The outputs, which are designed to source or sink up to 12 mA, include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.



registers.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162823 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT162823 is characterized for operation from -40° C to 85° C.

	(each 9-bit hip-hop)								
	INPUTS								
OE	CLR	CLKEN	CLK	D	Q				
L	L	Х	Х	Х	L				
L	Н	L	\uparrow	н	Н				
L	Н	L	\uparrow	L	L				
L	Н	L	L	Х	Q ₀				
L	Н	н	Х	Х	Q ₀ Q ₀				
н	Х	Х	Х	Х	Z				

FUNCTION TABLE (each 9-bit flip-flop)



logic symbol[†]

1 <mark>0E</mark>	2	EN1			
	1	R2			
	55	- G3			
1CLK	56	-> 3C4			
20E	27	EN5			
	28				
2 <mark>CLR</mark> 2CLKEN	30				
	29	G7			
2CLK			لے ا		
1D1	54	4D	1, 2 ▽	3	1Q1
1D2	52			5	1Q2
1D3	51	_		6	1Q3
1D4	49	_		8	1Q4
1D5	48	_		9	1Q5
1D6	47			10	1Q6
1D7	45	_		12	1Q7
1D8	44			13	1Q8
1D0	43			14	1Q9
2D1	42	8D	5,6 ▽	15	2Q1
2D1 2D2	41	00	3,0 V	16	2Q2
2D2 2D3	40			17	2Q2 2Q3
2D3 2D4	38			19	2Q3
	37			20	
2D5	36			21	2Q5
2D6	34			23	2Q6
2D7	33			24	2Q7
2D8	31			26	2Q8
2D9					2Q9

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS473B - JUNE 1994 - REVISED JANUARY 1997

logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, I _O	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SCBS473B - JUNE 1994 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

			SN54ABT	162823	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	
VCC	V _{CC} Supply voltage				4.5	5.5	V
VIH	VIH High-level input voltage				2		V
VIL	Low-level input voltage					0.8	V
VI	Input voltage		0 0	Vcc	0	VCC	V
IOH	High-level output current		C)	-12		-12	mA
IOL	DL Low-level output current					12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	22	10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		T _A = 25°C			SN54ABT	162823	SN74ABT162823			
PARAMETER	'	TEST CONDITIONS		MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA				-1.2		-1.2		-1.2	V
	V _{CC} = 4.5 V,	I _{OH} = – 1 mA	٨	3.35			3.35		3.35		
Maria	V _{CC} = 5 V,	I _{OH} = – 1 mA	١	3.85			3.85		3.85		v
VOH	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	١	3.1			3.1		3.1		v
	VCC = 4.5 V	I _{OH} = - 12 m	A	2.6*					2.6		
Ve		I _{OL} = 8 mA			0.4	0.8		0.8		0.65	V
VOL	V _{CC} = 4.5 V	I _{OL} = 12 mA						ΈW		0.8	v
V _{hys}	·			100			EL			mV	
Ц	$V_{CC} = 5.5 \text{ V}, V_{I} = V_{CC} \text{ or GND}$				±1	Q	±1		±1	μA	
lozh	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.7 \text{ V}$				10	(c)	10		10	μA	
IOZL	V _{CC} = 5.5 V,	$V_{CC} = 5.5 \text{ V}, V_{O} = 0.5 \text{ V}$				-10	Pace 1	-10		-10	μA
loff	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.$	5 V			±100	22			±100	μA
ICEX	V _{CC} = 5.5 V,	$V_{O} = 5.5 V$	Outputs high			50	4	50		50	μA
10‡	V _{CC} = 5.5 V,	V _O = 2.5 V		-25	-55	-100	-25	-100	-25	-100	mA
		_	Outputs high			2		2		2	
ICC	$V_{CC} = 5.5 V, I_{C}$		Outputs low			80		80		80	mA
	$V_{I} = V_{CC} \text{ or } GND$		Outputs disabled			2		2		2	
∆ICC§	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA	
Ci	V _I = 2.5 V or 0.5 V			3						pF	
Co	V _O = 2.5 V or 0	0.5 V			8						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

* Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL-voltage level rather than V_{CC} or GND.



SCBS473B - JUNE 1994 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} =	= 5 V, 25°C	SN54ABT	SN54ABT162823 SN74ABT162823		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	MHz
	Deles desetion	CLR low	3.3		3.3	-M	3.3		
tw	Pulse duration	CLK high or low	3.3		3.3	N:	3.3		ns
		CLR inactive	1.6		2 🖉	97	1.6		
t _{su}	Setup time before CLK↑	Data	1.7		1.7		1.7		ns
		CLKEN low	2.8		2.8		2.8		
th Hold time after CLK↑		Data	1.2		21.2		1.2		
	Hold time after CLK	CLKEN low	0.6		0.6		0.6		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)		TO (OUTPUT)	V(Т,	CC = 5 V A = 25°C	', ;	SN54ABT	162823	SN74ABT	162823	UNIT
		(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			150			150	2	150		MHz
^t PLH	CLK	Q	2.3	4.6	6.2	2.3	8.4	2.3	7.5	ns
^t PHL	OLK	ý	2.8	4.6	6.1	2.8	7.1	2.8	6.7	115
^t PHL	CLR	Q	2.8	5	6.2	2.8	7.2	2.8	7	ns
^t PZH	OE	Q	1.7	3.8	4.9	1.5	5.8	1.7	5.6	
^t PZL	OE	9	3	5	6.1	3	7.2	3	7	ns
^t PHZ	OE	Q	2.7	4.8	6.1	2.7	7.3	2.7	6.6	ns
^t PLZ	UE UE	ý	1.9	4.6	6.7	1.9	10.2	1.9	9	115



SCBS473B - JUNE 1994 - REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated