

SN54ABT2953, SN74ABT2953 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS467 – FEBRUARY 1991 – REVISED OCTOBER 1992

- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Two 8-Bit, Back-to-Back Registers Store Data Flowing in Both Directions
- Inverting Outputs
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT)

description


The 'ABT2953 consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT2953 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT2953 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT2953 is characterized for operation from -40°C to 85°C .

SN54ABT2953 . . . JT PACKAGE
SN74ABT2953 . . . DB, DW, OR NT PACKAGE
(TOP VIEW)



SN54ABT2953 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

PRODUCT PREVIEW

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54ABT2953, SN74ABT2953

OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS467 – FEBRUARY 1991 – REVISED OCTOBER 1992


FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B ₀ ‡
X	H or L	L	X	B ₀ ‡
L	↑	L	L	H
L	↑	L	H	L
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses $\overline{\text{CLKENBA}}$, CLKBA , and $\overline{\text{OEBA}}$.

‡ Level of B before the indicated steady-state input conditions were established.

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

PRODUCT PREVIEW

SN54ABT2953, SN74ABT2953 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS467 – FEBRUARY 1991 – REVISED OCTOBER 1992

logic diagram (positive logic)



Pin numbers shown are for DB, DW, JT, and NT packages.

PRODUCT PREVIEW

SN54ABT2953, SN74ABT2953

OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS467 – FEBRUARY 1991 – REVISED OCTOBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	–0.5 V to 5.5 V
Current into any output in the low state, I_O : SN54ABT2953	96 mA
SN74ABT2953	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DB package	0.7 W
DW package	1 W
NT package	1.3 W
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

		SN54ABT2953		SN74ABT2953		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
	Outputs enabled					
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ABT2953, SN74ABT2953 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS467 – FEBRUARY 1991 – REVISED OCTOBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C			SN54ABT2953		SN74ABT2953		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = –18 mA				–1.2		–1.2		–1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = –3 mA		2.5			2.5		2.5		V
	V _{CC} = 5 V, I _{OH} = –3 mA		3			3		3		
	V _{CC} = 4.5 V	I _{OH} = –24 mA	2			2				
		I _{OH} = –32 mA	2‡					2		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
		I _{OL} = 64 mA			0.55‡				0.55	
I _I	V _{CC} = 5.5 V, V _I = V _{CC} or GND	Control inputs			±1		±1		±1	µA
		A or B ports			±100		±100		±100	
I _{OZH} §	V _{CC} = 5.5 V, V _O = 2.7 V				50		50		50	µA
I _{OZL} §	V _{CC} = 5.5 V, V _O = 0.5 V				–50		–50		–50	µA
I _{off}	V _{CC} = 0, V _I or V _O ≤ 4.5 V				±100				±100	µA
I _{CEX}	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	µA
I _O ¶	V _{CC} = 5.5 V, V _O = 2.5 V		–50	–100	–180	–50	–180	–50	–180	mA
I _{CC}	V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	A or B ports								µA
		Outputs high			1 250		250		250	
		Outputs low			24 35		35		35	
ΔI _{CC} #	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND	Outputs disabled			0.5 250		250		250	µA
					1.5		1.5		1.5	
C _i	V _I = 2.5 V or 0.5 V	Control inputs			4					pF
C _{io}	V _O = 2.5 V or 0.5 V	A or B ports			7					pF

† All typical values are at V_{CC} = 5 V.

‡ On products compliant to MIL-STD-883, Class B, this parameter does not apply.

§ The parameters I_{OZH} and I_{OZL} include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 5 V, T _A = 25°C		SN54ABT2953		SN74ABT2953		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	150	0	150	0	150	MHz
t _w	Pulse duration	CLK high	3		3		3		ns
		CLK low	3.5		3.5		3.5		
t _{su}	Setup time before CLK↑	A or B							ns
		High	4		4		4		
		Low	3		3		3		
	CLKEN	High	3.5		3.5		3.5		
		Low	2.5		2.5		2.5		
t _h	Hold time after CLK↑	A or B	0		0		0		ns
		CLKEN	0		0		0		



SN54ABT2953, SN74ABT2953

OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS467 – FEBRUARY 1991 – REVISED OCTOBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			SN54ABT2953		SN74ABT2953		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{\max}			150			150		150		MHz
t_{PLH}	CLKBA or CLKAB	A or B	2.6	5.1	6.6	2.6		2.6	7.6	ns
t_{PHL}			3.2	5.7	7.2	3.2		3.2	8.2	
t_{PZH}	\overline{OEBA} or \overline{OEAB}	A or B	1	3.3	4.8	1		1	5.8	ns
t_{PZL}			2.2	4.7	6.2	2.2		2.2	7.5	
t_{PHZ}	\overline{OEBA} or \overline{OEAB}	A or B	3.6	6.1	7.6	3.6		3.6	8.1	ns
t_{PLZ}			3.1	6.6	7.1	3.1		3.1	7.6	

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.