SCBS462 - JUNE 1992-REVISED OCTOBER 1992

- Members of the Texas Instruments Widebus+<sup>™</sup> Family
- State-of-the-Art EPIC-IIB ™ BiCMOS Design **Significantly Reduces Power Dissipation**
- **UBT**<sup>™</sup> (Universal Bus Transceiver) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 5 V,  $T_A$  = 25°C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Packaged in 100-Pin Plastic Shrink Quad Flat Pack (SQFP) With 14 × 14-mm Package Body Using 0.5-mm Lead Pitch



Widebus+, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SCBS462 - JUNE 1992-REVISED OCTOBER 1992

#### description

These 36-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and  $\overline{OEBA}$  is active low).

To ensure the high-impedance state during power up or power down,  $\overline{\mathsf{OEBA}}$  should be tied to  $\mathsf{V}_{\mathsf{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN54ABT32500 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT32500 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE									
	INPUTS								
OEAB	LEAB	Α	В						
L	Х	Х	Х	Z					
н	Н	Х	L	L					
н	Н	Х	Н	н					
н	L	$\downarrow$	L	L					
н	L	$\downarrow$	н	н					
н	L	Н	Х	в <sub>0</sub> ‡					
Н	L	L	Х	в <sub>0</sub> §					

<sup>†</sup>A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.



SCBS462 - JUNE 1992-REVISED OCTOBER 1992

logic diagram (positive logic)





SCBS462 - JUNE 1992-REVISED OCTOBER 1992

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\ldots$ $-0.5$ V to 7 V
Input voltage range, VI (except I/O ports) (see Note 1)	$\dots \dots $
Voltage range applied to any output in the high state or power-off state, V	O
Current into any output in the low state, IO: SN54ABT32500	
SN74ABT32500	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

### recommended operating conditions (see Note 2)

					SN74AB1	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	VI Input voltage			Vcc	0	VCC	V
IOH High-level output current			-24		-32	mA	
IOL	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.



SCBS462 - JUNE 1992-REVISED OCTOBER 1992

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER					SN54ABT32500			SN7				
PA	RAMEIER	TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	= 4.5 V, I <sub>I</sub> = -18 mA				-1.2			-1.2	V	
		V <sub>CC</sub> = 4.5 V,	= 4.5 V, I <sub>OH</sub> = -3 mA					2.5				
.,		V <sub>CC</sub> = 5 V,	-		3			3			.,	
VOH		V <sub>CC</sub> = 4.5 V,	$I_{OH} = -24 \text{ mA}$		2						V	
		V <sub>CC</sub> = 4.5 V,	$I_{OH} = -32 \text{ mA}$					2				
		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA				0.55			0.55		
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 64 mA	· · · · · · · · · · · · · · · · · · ·						0.55	V	
	Control inputs									±1		
li	A or B ports	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND							±100	μA	
		V <sub>CC</sub> = 4.5 V,	VI = 0.8 V					100				
hold	A or B ports	V <sub>CC</sub> = 4.5 V,	V <sub>1</sub> = 2 V							μA		
IOZH‡	•	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V							50	μA	
lozl‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V							-50	μA	
IOFF		$V_{CC} = 0,$	$V_{\rm I}$ or $V_{\rm O} \le 4.5$ V	/						±100	μA	
ICEX	-	V <sub>CC</sub> = 5.5 V,	-	Outputs high						50	μA	
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V					-50	-100	-180	mA	
		$V_{CC} = 5.5 \text{ V}, \qquad I_{O} = 0,$		Outputs high						2		
ICC			Outputs low						60	mA		
		$V_I = V_{CC}$ or GND		Outputs disabled						0.5		
∆ICC¶		V <sub>CC</sub> = 5.5 V, Other inputs at	One input at 3. V <sub>CC</sub> or GND	4 V,						1	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V								pF		
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V								pF		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54AB	SN54ABT32500		SN74ABT32500		
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency						MHz	
	Dulas duration	LE high						
tw	Pulse duration CLK high or low						ns	
	Cotup time	A or B before $\overline{CLK}\downarrow$						
t <sub>su</sub>	Setup time	A or B before LE $\downarrow$					ns	
<sup>t</sup> h	Hold time	A or B after CLK↓	or B after CLK↓				ns	
		A or B after LE $\downarrow$					115	



SCBS462 – JUNE 1992–REVISED OCTOBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TO SN54ABT32500			SN74ABT32500			UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
fmax									MHz
<sup>t</sup> PLH	A or B	B or A							ns
<sup>t</sup> PHL		BUIA							115
<sup>t</sup> PLH	LEAB or LEBA	B or A							ns
<sup>t</sup> PHL		DUIA							115
<sup>t</sup> PLH	CLKAB or CLKBA	B or A							ns
<sup>t</sup> PHL	CERAB OF CERBA	BUIA							115
<sup>t</sup> PZH	OEAB or OEBA	AB or OEBA B or A							ns
<sup>t</sup> PZL	UEAD OF UEDA	BUIA							115
<sup>t</sup> PHZ	OEAB or OEBA	B or A							ns
<sup>t</sup> PLZ		BUR							113



SCBS462 - JUNE 1992-REVISED OCTOBER 1992



### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. The outputs are measured one at a time with one transition per measurement.

### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated