


# SN54ABT32500, SN74ABT32500 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS462 – JUNE 1992–REVISED OCTOBER 1992

- Members of the Texas Instruments **Widebus+™** Family
- State-of-the-Art **EPIC-II<sup>B</sup>™** BiCMOS Design Significantly Reduces Power Dissipation
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Packaged in 100-Pin Plastic Shrink Quad Flat Pack (SQFP) With  $14 \times 14$ -mm Package Body Using 0.5-mm Lead Pitch

SN74ABT32500 . . . PZ PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

Widebus+, EPIC-II<sup>B</sup>, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1992, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ABT32500–2

1

# SN54ABT32500, SN74ABT32500

## 36-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS462 – JUNE 1992–REVISED OCTOBER 1992

#### description

These 36-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{\text{OEAB}}$  and  $\overline{\text{OEBA}}$ ), latch-enable ( $\overline{\text{LEAB}}$  and  $\overline{\text{LEBA}}$ ), and clock ( $\overline{\text{CLKAB}}$  and  $\overline{\text{CLKBA}}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $\overline{\text{LEAB}}$  is high. When  $\overline{\text{LEAB}}$  is low, the A data is latched if  $\overline{\text{CLKAB}}$  is held at a high or low logic level. If  $\overline{\text{LEAB}}$  is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{\text{CLKAB}}$ . Output-enable  $\overline{\text{OEAB}}$  is active high. When  $\overline{\text{OEAB}}$  is high, the outputs are active. When  $\overline{\text{OEAB}}$  is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ ,  $\overline{\text{LEBA}}$ , and  $\overline{\text{CLKBA}}$ . The output enables are complementary ( $\overline{\text{OEAB}}$  is active high, and  $\overline{\text{OEBA}}$  is active low).

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A).  $\overline{\text{OEAB}}$  should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN54ABT32500 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT32500 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE†

INPUTS				OUTPUT
$\overline{\text{OEAB}}$	$\overline{\text{LEAB}}$	$\overline{\text{CLKAB}}$	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	$B_0^{\ddagger}$
H	L	L	X	$B_0^{\S}$



† A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ ,  $\overline{\text{LEBA}}$ , and  $\overline{\text{CLKBA}}$ .

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CLKAB}}$  was low before  $\overline{\text{LEAB}}$  went low.

PRODUCT PREVIEW

logic diagram (positive logic)



PRODUCT PREVIEW

# SN54ABT32500, SN74ABT32500

## 36-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS462 – JUNE 1992–REVISED OCTOBER 1992

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT32500	96 mA
SN74ABT32500	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions (see Note 2)

		SN54ABT32500		SN74ABT32500		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
	Outputs enabled					
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW

# SN54ABT32500, SN74ABT32500

## 36-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS462 – JUNE 1992–REVISED OCTOBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ABT32500			SN74ABT32500			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$		$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH}$		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$	2.5			2.5			V
		$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$	3			3			
		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -24\text{ mA}$	2						
		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -32\text{ mA}$				2			
$V_{OL}$		$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 48\text{ mA}$			0.55			0.55	V
		$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 64\text{ mA}$						0.55	
$I_I$	Control inputs	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND						$\pm 1$	$\mu\text{A}$
	A or B ports							$\pm 100$	
$I_{hold}$	A or B ports	$V_{CC} = 4.5\text{ V}$ , $V_I = 0.8\text{ V}$				100			$\mu\text{A}$
		$V_{CC} = 4.5\text{ V}$ , $V_I = 2\text{ V}$							
$I_{OZH}^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$						50	$\mu\text{A}$
$I_{OZL}^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$						-50	$\mu\text{A}$
$I_{OFF}$		$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$						$\pm 100$	$\mu\text{A}$
$I_{CEX}$		$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$						50	$\mu\text{A}$
$I_O^\S$		$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$				-50	-100	-180	mA
$I_{CC}$		$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high					2	mA
			Outputs low					60	
			Outputs disabled					0.5	
$\Delta I_{CC}^\P$		$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND						1	mA
$C_i$	Control inputs	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$							pF
$C_{io}$	A or B ports	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$							pF

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54ABT32500		SN74ABT32500		UNIT
		MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency					MHz
$t_w$	Pulse duration	LE high				ns
		CLK high or low				
$t_{su}$	Setup time	A or B before CLK↓				ns
		A or B before LE↓				
$t_h$	Hold time	A or B after CLK↓				ns
		A or B after LE↓				

PRODUCT PREVIEW

SN54ABT32500, SN74ABT32500  
 36-BIT UNIVERSAL BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS


SCBS462 – JUNE 1992–REVISED OCTOBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ABT32500			SN74ABT32500			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>									MHz
t <sub>PLH</sub>	A or B	B or A							ns
t <sub>PHL</sub>									
t <sub>PLH</sub>	LEAB or LEBA	B or A							ns
t <sub>PHL</sub>									
t <sub>PLH</sub>	CLKAB or CLKBA	B or A							ns
t <sub>PHL</sub>									
t <sub>PZH</sub>	OEAB or OEBA	B or A							ns
t <sub>PZL</sub>									
t <sub>PHZ</sub>	OEAB or OEBA	B or A							ns
t <sub>PLZ</sub>									


PRODUCT PREVIEW

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.