SCBS461 - JUNE 1993

- Member of the Texas Instruments Widebus +<sup>™</sup> Family
- State-of-the-Art *EPIC*-II*B* ™ BiCMOS Design Significantly Reduces Power Dissipation
- UBE<sup>™</sup> (Universal Bus Exchanger) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Simultaneously Generates and Checks Parity
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- **Bus-Hold Inputs Eliminate the Need for** External Pullup Resistors
- Packaged in 100-Pin Plastic Thin Quad Flat Pack (TQFP) With 14 × 14-mm Package Body Using 0.5-mm Lead Pitch



PCB PACKAGE

Widebus + and EPIC - IIB are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



#### description

The 'ABT32360 consists of three 16-bit registered input/output (I/O) ports. These registers combine D-type latches and flip-flops to allow data flow in transparent, latch, and clock modes. Data from one input port can be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data can be exchanged among the three ports.

Data flow in each direction is controlled by the output-enable ( $\overline{OEA}$ ,  $\overline{OEB}$ , and  $\overline{OEC}$ ), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and clock enable (CLKENA, CLKENB, and CLKENC) inputs. The A-data register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLK is held at a high or low logic level. If LEA and clock-enable A (CLKENA) are low, data is stored on the low-to-high transition of CLKA. B and C ports operate identically. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active (assuming LEO is high); when the output-enable input is high, the outputs are in the high-impedance state. Additionally, a synchronous output enable feature is provided which is activated when LEO is held low. If CLKENO is asserted, OE is activated on the rising edge of CLK and the outputs are enabled or disabled depending upon the level of  $\overline{OE}$ .

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABT32360 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT32360 is characterized for operation from –40°C to 85°C.



## SN74ABT32360 16 BIT UNIVERSAL TRI–PORT WITH PARITY GENERATORS/CHECKERS SCBS461 – JUNE 1993

	INPU	rs		OE INTERNAL	OUTPUT			
CLKENO	LEO	CLK	OE	STATUS	OUIPUI			
Х	Н	Х	L	L	ACTIVE			
Х	Н	Х	Н	Н	Z			
н	L	Х	х	<u>0e</u> 0‡ 0e0‡	UNKNOWN¶			
н	L	Х	х	OE <sub>0</sub> ‡	UNKNOWN¶			
L	L	$\uparrow$	L	L	ACTIVE			
L	L	$\uparrow$	н	н	Z			
L	L	L	х	OE <sub>0</sub> ‡	UNKNOWN¶			
L	L	Н	Х	OE <sub>0</sub> ‡ OE <sub>0</sub> §	UNKNOWN¶			

#### OUTPUT FUNCTION TABLE<sup>†</sup>

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established.

 $\$  Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

 $\P$  Dependant upon  $\overline{\text{OE}}$  prior to rising edge of CLK

	INPUTS					
CLKENA	CLK	Α	OUTPUT			
Н	Х	L	Х	Q <sub>0</sub> ‡		
L	$\uparrow$	L	L	L		
L	$\uparrow$	L	Н	н		
Х	н	L	Х	Q <sub>0</sub> ‡		
Х	L	L	Х	Q <sub>0</sub> ‡ Q <sub>0</sub> ‡		
Х	х	н	L	L		
Х	Х	н	Н	н		
t			-			

<sup>†</sup> A-port register shown. B and C ports are similar but use CLKENB, CLKENC, LEB, and LEC.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established.

#### PORT SELECT TABLES

INPUTS	DATA PATH
SELA	DATA PATH
L	B Register to Port A
Н	C Register to Port A
INPUTS	
SELB	DATA PATH
L	C Register to Port B
Н	A Register to Port B
INPUTS	
SELC	DATA PATH
L	A Register to Port C
н	B Register to Port C



#### PARITY CONTROL FUNCTION TABLE

	INPUTS		FUNCTION
<u>GEN/</u> CHKA	<u>GEN/</u> CHKB	<u>GEN/</u> CHKC	
L	L	L	Parity of the data currently present on each of the ports is checked Errors are reported on ERRA, ERRB, ERRC
L	L	Н	Parity of the data currently present on ports A and B are checked Errors are reported on ERRA and ERRB Parity is generated from the data currently present on port C
L	Н	L	Parity of the data currently present on ports A and C are checked Errors are reported on ERRA and ERRC Parity is generated from the data currently present on port B
L	Н	Н	Parity of the data currently present on port A is checked Errors are reported on ERRA Parity bits 1,2BPAR and 1,2CPAR are generated from the current data on ports B and C
н	L	L	Parity of the data currently present on ports B and C are checked Errors are reported on ERRB and ERRC Parity bits 1,2APAR are generated from the data currently pres- ent on port A
Н	L	Н	Parity of the data currently present on port B is checked Errors are reported on ERRB Parity bits 1,2APAR and 1,2CPAR are generated from the current data on ports A and C
Н	Н	L	Parity of the data currently present on port C is checked Errors are reported on ERRC Parity bits 1,2APAR and 1,2BPAR are generated from the current data on ports A and C
н	Н	Н	Parity bits 1,2APAR, 1,2BPAR, and 1,2CPAR are generated from the current data on ports A, B, and C



# SN74ABT32360 16 BIT UNIVERSAL TRI–PORT WITH PARITY GENERATORS/CHECKERS SCBS461 – JUNE 1993

	INPUTS			OUTP	UTS			
ODD/EVEN	$\Sigma$ OF DATA BITS IN HIGH LOGIC STATE	GEN/ CHK	PAR	PAR	ERR			
L	0, 2, 4, 6, 8	L	L	INPUT	Н			
L	1, 3, 5, 7	L	Н	INPUT	Н			
L	0, 2, 4, 6, 8	L	Н	INPUT	L			
L	1, 3, 5, 7	L	L	INPUT	L			
L	0, 2, 4, 6, 8	Н	OUTPUT	L	Х			
L	1, 3, 5, 7	Н	OUTPUT	Н	Х			
н	0, 2, 4, 6, 8	L	L	INPUT	L			
н	1, 3, 5, 7	L	Н	INPUT	L			
н	0, 2, 4, 6, 8	L	Н	INPUT	Н			
н	1, 3, 5, 7	L	L	INPUT	н			
н	0, 2, 4, 6, 8	Н	OUTPUT	L	Х			
Н	1, 3, 5, 7	Н	OUTPUT	Н	Х			

PARITY FUNCTION TABLE





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\dots \dots \dots \dots \dots -0.5$ V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	$\dots \dots \dots \dots \dots -0.5$ V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_{O}$	$\dots \dots \dots \dots \dots -0.5$ V to 5.5 V
Current into any output in the low state, IO	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Maximum power dissipation at $T_A = 55 \text{ °C}$ (in still air): PZ package	1.2 W
Storage temperature range	–40°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCBS461 - JUNE 1993

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## recommended operating conditions

			MIN	MAX	UNIT
VCC	C Supply voltage			5.5	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage				V
VI	Input voltage		0	VCC	V
IOH	High-level output current			-32	mA
IOL	Low-level output current			64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-40	85	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER		TEST CONDITION	IS	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA				-1.2	V	
		V <sub>CC</sub> = 4.5 V,	IOH = -3 mA		2.5				
V <sub>OH</sub>		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA		3			V	
		$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -32 mA		2				
Vai		$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 48 mA					V	
VOL		$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 64 mA				0.55	v	
	Control inputs						±1		
lj	A, B, or C ports	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND				±100	μA	
A, B, or C		V <sub>CC</sub> = 4.5 V,	V <sub>I</sub> = 0.8 V		100				
hold	ports	V <sub>CC</sub> = 4.5 V,	V <sub>I</sub> = 2 V		-100			μA	
IOZH <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V				50	μA	
IOZL‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5				-50	μA	
IOFF		$V_{CC} = 0 V,$	$V_{I} \text{ or } V_{O} \leq 5.5 \text{ V}$				±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V	Outputs high			50	μΑ	
١٥		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5		-50	-100	-180	mA	
				Outputs high			2	mA	
ICC		$V_{CC} = 5.5 V,$ IO = V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,	Outputs low			30		
				Outputs disabled			0.5		
∆ICC¶		$V_{CC} = 5.5 V$ , Other inputs at $V_{CC}$ o	One input at 3.4 V, r GND				1	mA	
Ci	Control inputs	VI = 2.5 V or 0.5 V						pF	
Cio	A, B, or C ports	V <sub>O</sub> = 2.5 V or 0.5 V						pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

			MIN	MAX	UNIT
fclock	Clock frequency				MHz
t Dulas duration	LE high or low			-	
tw	Pulse duration	CLK high or low			ns
		A, B, or C before CLK1			
t <sub>su</sub>	Setup time	CLKEN before CLK↑			ns
		A, B, or C before LE $\downarrow$			ns



SCBS461 – JUNE 1993

		A, B, or C after CLK↑	
th	Hold time	CLKEN after CLK↑	ns
		A, B, or C after LE $\downarrow$	ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN TYP MAX	UNIT
f <sub>max</sub>				MHz
<sup>t</sup> PLH	A B cr C	A P or C		
<sup>t</sup> PHL	A, B, or C	A, B, or C		ns
<sup>t</sup> PLH	A, B, or C	APAR, BPAR, or CPAR		00
<sup>t</sup> PHL	A, B, 61 C	AFAR, BFAR, OI CFAR		ns
<sup>t</sup> PLH	APAR, BPAR, or CPAR	APAR, BPAR, or CPAR		200
<sup>t</sup> PHL		AFAR, BFAR, OI CFAR		ns
<sup>t</sup> PLH	A, APAR,	ERRA, ERRB, or ERRC		ns
<sup>t</sup> PHL	B, BPAR, C, CPAR	ERRA, ERRB, OI ERRC		115
<sup>t</sup> PLH	ODD/EVEN	ERRA, ERRB, or ERRC		200
<sup>t</sup> PHL	ODD/EVEN	ERRA, ERRB, OF ERRC		ns
<sup>t</sup> PLH	ODD/EVEN	APAR, BPAR, or CPAR		-
<sup>t</sup> PHL	ODD/EVEN	AFAR, BFAR, OI CFAR		ns
<sup>t</sup> PLH	SEI	APAR, BPAR, or CPAR		
<sup>t</sup> PHL	SEL			ns
<sup>t</sup> PLH	CLK	A, B, or C		-
<sup>t</sup> PHL	CER	А, В; ОГС		ns
<sup>t</sup> PLH	LEA, LEB, or LEC	A, B, or C		
<sup>t</sup> PHL	LEA, LEB; OI LEC	A, B; 01 C		ns
<sup>t</sup> PLH	LEA, LEB, or LEC	APAR, BPAR, or CPAR		
<sup>t</sup> PHL	LEA, LEB; OI LEC	(parity generated)		ns
<sup>t</sup> PLH				
<sup>t</sup> PHL	LEA, LEB, or LEC	ERRA, ERRB, or ERRC		ns
<sup>t</sup> PLH	LEOA, LEOB, or LEOC	A, B, or C		00
<sup>t</sup> PHL	LEOA, LEOB, OF LEOC	A, B, 01 C		ns
<sup>t</sup> PZH	OE	A, B, or C		200
<sup>t</sup> PZL	0E	A, B, 01 C		ns
<sup>t</sup> PHZ	OE	A, B, or C		
<sup>t</sup> PLZ	UE			ns
<sup>t</sup> PZH	OE	PAR, ERR		
<sup>t</sup> PZL	0E			ns
<sup>t</sup> PHZ	OE	PAR, ERR		ns
<sup>t</sup> PLZ	<u>SE</u>			113

**PRODUCT PREVIEW** 

SCBS461 - JUNE 1993



NOTES: A. CL includes probe and jig capacitance.

PRODUCT PREVIEW

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated