

# SN54ABT16501A, SN74ABT16501A 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS459 – JANUARY 1994

- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art **EPIC-II B™** BiCMOS Design Significantly Reduces Power Dissipation
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

## description

These 18-bit universal bus transceivers consist of storage elements that can operate either as D-type latches or D-type flip-flops to allow data flow in transparent or clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.


Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and  $\overline{\text{OEBA}}$  is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT16501A is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16501A is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16501A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16501A . . . WD PACKAGE  
SN74ABT16501A . . . DGG OR DL PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

Widebus, EPIC-II B, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

# SN54ABT16501A, SN74ABT16501A

## 18-BIT UNIVERSAL BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCBS459 – JANUARY 1994

FUNCTION TABLE†


INPUTS				OUTPUT B
OEAB	LEAB	CLKAB	A	
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B <sub>0</sub> ‡
H	L	L	X	B <sub>0</sub> §

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

logic symbol¶




¶ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16501A	96 mA
SN74ABT16501A	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package	0.7 W
DL package	1 W
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

PRODUCT PREVIEW

# SN54ABT16501A, SN74ABT16501A

## 18-BIT UNIVERSAL BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCBS459 – JANUARY 1994

#### recommended operating conditions (see Note 2)

		SN54ABT16501A		SN74ABT16501A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		$T_A = 25^\circ\text{C}$			SN54ABT16501A		SN74ABT16501A		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		-1.2		-1.2	V
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5			2.5		2.5		V
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3			3		3		
	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -24\text{ mA}$		2			2				
	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -32\text{ mA}$		2‡					2		
$V_{OL}$	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 48\text{ mA}$				0.55		0.55			V
	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 64\text{ mA}$				0.55‡				0.55	
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND	Control inputs			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$
		A or B ports			$\pm 20$		$\pm 20$		$\pm 20$	
$I_{OZH}^{\S}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$				10		10		10	$\mu\text{A}$
$I_{OZL}^{\S}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$				-10		-10		-10	$\mu\text{A}$
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$				$\pm 100$				$\pm 100$	$\mu\text{A}$
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high			50		50		50	$\mu\text{A}$
$I_O^{\parallel}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	A or B ports								mA
		Outputs high								
		Outputs low								
$\Delta I_{CC}^{\#}$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Outputs disabled								$\mu\text{A}$
		Control inputs								
		A or B ports								
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$	Control inputs			3					pF
$C_{io}$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$	A or B ports			9					pF

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ On products compliant to MIL-STD-883, Class B, this parameter does not apply.

§ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW



**SN54ABT16501A, SN74ABT16501A**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCBS459 – JANUARY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

				SN54ABT16501A		SN74ABT16501A		UNIT
				MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency, CLKAB or CLKBA			0	150	0	150	MHz
t <sub>w</sub> <sup>†</sup>	Pulse duration	LEAB or LEBA high		3.3		3.3		ns
		CLKAB or CLKBA high or low		3.3		3.3		
t <sub>su</sub>	Setup time	A before CLKAB↑ or B before CLKBA↑		4		4		ns
		A before LEAB↓ or B before LEBA↓	CLK high	2.5		2.5		
			CLK low	1		1		
t <sub>h</sub>	Hold time	A after CLKAB↑ or B after CLKBA↑		0		0		ns
		A after LEAB↓ or B after LEBA↓		2		2		

$^\dagger$  This parameter is specified by design but not tested.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			SN54ABT16501A		SN74ABT16501A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$	CLKAB or CLKBA		150	200		150		150		MHz
$t_{\text{PLH}}$	A or B	B or A	1	2.5	3.6	1	4.2	1	4	ns
$t_{\text{PHL}}$			1	3.2	4.5	1	5.1	1	4.9	
$t_{\text{PLH}}$	LEAB or LEBA	B or A	1	3.2	4.5	1	5.6	1	5	ns
$t_{\text{PHL}}$			1	3.4	4.8	1	5.4	1	5	
$t_{\text{PLH}}$	CLKAB or CLKBA	B or A	1	3.5	4.7	1	5.1	1	5	ns
$t_{\text{PHL}}$			1	3.5	4.7	1	5.1	1	5	
$t_{\text{PZH}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1	3.4	4.6	1	5.3	1	5.1	ns
$t_{\text{PZL}}$			1.5	3.8	4.7	1.5	5.6	1.5	5.4	
$t_{\text{PHZ}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1.5	4.5	5.7	1.5	6.9	1.5	6.5	ns
$t_{\text{PLZ}}$			1.4	3.4	4.7	1.4	5.8	1.4	5.4	

**PRODUCT PREVIEW**




**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16501A, SN74ABT16501A 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCBS459 – JANUARY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.