
SCBS458 - JUNE 1992

- Member of the Texas Instruments Widebus+™ Family
- State-of-the-Art *EPIC-IIB* ™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Compatible With the IEEE Standard 1149.1 (JTAG) Serial Test Bus

- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Packaged in 120-Pin Cavity-Shrink Quad Flat Pack With 14 × 14-mm Package Body Using 0.4-mm Lead Pitch



Widebus+ and EPIC-IIB are trademarks of Texas Instruments Incorporated.



description

The SN74ABT38652 is a 36-bit (quad 9-bit) bus transceiver that consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. This device can be used as four 9-bit transceivers, two 18-bit transceivers, or one 36-bit transceiver.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remain at its last state.

To ensure the high-impedance state during power up or power down, $\overline{\mathsf{OEBA}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ABT38652 is characterized for operation from -40°C to 85°C.

					101	NCTION TABLE		
		INPU	rs	DATA I/OT		OPERATION OR FUNCTION		
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
L	Н	L	L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Х	х	Input	Input	Store A and B data
Х	Н	\uparrow	L	Х	х	Input	Unspecified [‡]	Store A, hold B
Н	Н	\uparrow	\uparrow	Х‡	х	Input	Output	Store A in both registers
L	Х	L	\uparrow	Х	х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Х	x‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	L	Х	н	Output	Input	Stored B data to A bus
н	Н	Х	Х	L	х	Input	Output	Real-time A data to B bus
н	Н	L	Х	н	х	Input	Output	Stored A data to B bus
н	L	L	L	н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

FUNCTION TABLE


[†] The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.



SCBS458 - JUNE 1992



logic diagram (positive logic)

To 8 Other Channels

To 8 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (except I/O ports) (see Note 1)	– 0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	–0.5 V to 5.5 V
Current into any output in the low state, IO	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SCBS458 - JUNE 1992

recommended operating conditions

			MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
VI	Input voltage		0	VCC	V
ЮН	High-level output current			-32	mA
IOL	Low-level output current			64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
TA	Operating free-air temperature		-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = -18 mA				-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = -3 mA		2.5				
Vон		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$					V	
		V _{CC} = 4.5 V,	I _{OH} = -32 mA		2				
Val		V _{CC} = 4.5 V,	I _{OL} = 48 mA	I _{OL} = 48 mA				V	
VOL		V _{CC} = 4.5 V,	I _{OL} = 64 mA	I _{OL} = 64 mA			0.55	v	
i.	Control inputs						±1		
lj –	A or B ports	V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$				±100	μA	
ı	A or B ports	V _{CC} = 4.5 V,	V _I = 0.8 V		100			μA	
hold	A OF B POILS	V _{CC} = 4.5 V,	V _I = 2 V		-100			μΑ	
IOZH‡		V _{CC} = 5.5 V,	V _O = 2.7 V				50	μΑ	
lozl‡		V _{CC} = 5.5 V,	V _O = 0.5 V				-50	μΑ	
IOFF		$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5 \text{ V}$				±100	μA	
ICEX		V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50	μA	
۱ ₀ §		V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-100	-180	mA	
			1- 0	Outputs high			4		
ICC		$V_{CC} = 5.5 V,$ $V_{I} = V_{CC} \text{ or GND}$	I _O = 0,	Outputs low			60	mA	
				Outputs disabled			0.5		
${}^{\Delta I}CC^{\P}$		$V_{CC} = 5.5 V$, Other inputs at V_{CC} or	One input at 3.4 V, r GND				0.5	mA	
Ci	Control inputs	VI = 2.5 V or 0.5 V						pF	
Cio	A or B ports	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$						pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
fclock	Clock frequency			MHz
tw	Pulse duration, CLK high or low			ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑			ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑			ns



SCBS458 - JUNE 1992


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
f _{max}						MHz
^t PLH	CLKBA or CLKAB	A or B				ns
^t PHL	CERBA OF CERAB					115
^t PLH	A or B	B or A				ns
^t PHL						115
^t PLH	SAB or SBAT	B or A				ns
^t PHL	SAD OF SDAT	BOIA				115
^t PZH	OEBA	A or B				ns
^t PZL	OEBA					115
^t PHZ	OEBA	A or B				ns
^t PLZ	OEBA					115
^t PZH	OEAB	A or B				ns
^t PZL	OEAB					115
^t PHZ	OEAB	A or B				ns
^t PLZ						113

[†] These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCBS458 - JUNE 1992



- NOTES: A. Cl includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated