


# SN74ABT38543

## 36-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS457 - JUNE 1992

- Member of the Texas Instruments **Widebus+™** Family
- State-of-the-Art **EPIC-II B™** BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Compatible With the IEEE Standard 1149.1 (JTAG) Serial Test Bus
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Packaged in 120-Pin Cavity-Shrink Quad Flat Pack With  $14 \times 14$ -mm Package Body Using 0.4-mm Lead Pitch

PACKAGE PINOUT  
(TOP VIEW)



PRODUCT PREVIEW

Widebus+ and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1992, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS  
77251-1443

# SN74ABT38543

## 36-BIT REGISTERED TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCBS457 - JUNE 1992

#### description

The SN74ABT38543 is a 36-bit (quad 9-bit) registered transceiver that contains four sets of D-type latches for temporary storage of data flowing in either direction. The device can be used as four 9-bit transceivers, two 18-bit transceivers, or one 36-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ABT38543 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**  
(each 9-bit section)

INPUTS				OUTPUT
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	$B_0^{\ddagger}$
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .


‡ Output level before the indicated steady-state input conditions were established.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS  
77251-1443

logic diagram (positive logic)



PRODUCT PREVIEW

**SN74ABT38543**  
**36-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCBS457 - JUNE 1992

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

**recommended operating conditions**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–32	mA
$I_{OL}$	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10	ns/V
	Outputs enabled			
$T_A$	Operating free-air temperature	–40	85	°C

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
 POST OFFICE BOX 1443 • HOUSTON, TEXAS  
 77251-1443

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$		$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$				-1.2	V
$V_{OH}$		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5			V
		$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3			
		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -32\text{ mA}$		2			
$V_{OL}$		$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 48\text{ mA}$					V
		$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 64\text{ mA}$				0.55	
$I_I$	Control inputs	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$				$\pm 1$	$\mu\text{A}$
	A or B ports					$\pm 100$	
$I_{hold}$	A or B ports	$V_{CC} = 4.5\text{ V}$ , $V_I = 0.8\text{ V}$		100			$\mu\text{A}$
		$V_{CC} = 4.5\text{ V}$ , $V_I = 2\text{ V}$		-100			
$I_{OZH}^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$				50	$\mu\text{A}$
$I_{OZL}^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$				-50	$\mu\text{A}$
$I_{OFF}$		$V_{CC} = 0$ , $V_I\text{ or }V_O \leq 4.5\text{ V}$				$\pm 100$	$\mu\text{A}$
$I_{CEX}$		$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high			50	$\mu\text{A}$
$I_O^\S$		$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$		-50	-100	-180	mA
$I_{CC}$		$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$ , Outputs high			4	mA
			Outputs low			60	
			Outputs disabled			0.5	
$\Delta I_{CC}^\P$		$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}\text{ or GND}$				0.5	mA
$C_i$	Control inputs	$V_I = 2.5\text{ V or }0.5\text{ V}$					pF
$C_{iO}$	A or B ports	$V_O = 2.5\text{ V or }0.5\text{ V}$					pF

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

			MIN	MAX	UNIT
$t_w$	Pulse duration, LEAB or LEBA low				ns
$t_{su}$	Setup time	Data before LEAB↑ or LEBA↑			ns
		Data before CEAB↑ or CEBA↑			
$t_h$	Hold time	Data after LEAB↑ or LEBA↑			ns
		Data after CEAB↑ or CEBA↑			

**PRODUCT PREVIEW**

**SN74ABT38543**  
**36-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCBS457 - JUNE 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
$t_{PLH}$	A or B	B or A				ns
$t_{PHL}$						
$t_{PLH}$	LEBA or LEAB	A or B				ns
$t_{PHL}$						
$t_{PHZ}$	CEBA or CEAB	A or B				ns
$t_{PLZ}$						
$t_{PZH}$	CEBA or CEAB	A or B				ns
$t_{PZL}$						
$t_{PHZ}$	OEBA or OEAB	A or B				ns
$t_{PLZ}$						
$t_{PZH}$	OEBA or OEAB	A or B				ns
$t_{PZL}$						

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
 POST OFFICE BOX 1443 • HOUSTON, TEXAS  
 77251-1443

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.