207 222

2Q8 23

24

2<mark>OE</mark>

27 1 2D7

26 2D8

25 22 25 2CLK

SCBS454 - APRIL 1991 - REVISED JULY 1993

 Members of the Texas Instruments Widebus™ Family 	SN74ABT16374.	WD PACKAGE DL PACKAGE VIEW)
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 		
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, 	10E L 1 1Q1 [2 1Q2 [3 GND [4	48 10LK 47 11D1 46 11D2 45 1GND
 R = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	1Q3 [5 1Q4 [6 V _{CC} [7	44 11D3 43 1D4 42 V _{CC}
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C 	1Q5 [] 8 1Q6 [] 9	41 1D5 40 1D6
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	GND [] 10 1Q7 [] 11	39 GND 38 1D7
 Flow-Through Architecture Optimizes PCB Layout 	1Q8 12 2Q1 13	37 1D8 36 2D1
 High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL}) 	2Q2 14 GND 15 2Q3 16	35 2D2 34 GND 33 2D3
 Packaged in Plastic 300-mil Shrink Small-Outline Packages (DL) and 380-mil 	2Q3 [16 2Q4 [17 V _{CC} [18	33 2D3 32 2D4 31 V _{CC}
 R = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL}) Packaged in Plastic 300-mil Shrink 	2Q5 [19 2Q6 [20	30 2D5 29 2D6
description	GND 21	28 GND

description

The 'ABT16374 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

The output enable (\overline{OE}) does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16374 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16374 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16374 is characterized for operation from -40° C to 85° C.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS454 - APRIL 1991 - REVISED JULY 1993

(each flip-flop)								
	INPUTS	OUTPUT						
OE	CLK	D	Q					
L	\uparrow	Н	Н					
L	\uparrow	L	L					
L	H or L	Х	Q ₀					
Н	Х	Х	Z					

FUNCTION TABLE

logic symbol[†]



logic diagram (positive logic)



To 7 Other Channels



To 7 Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS454 - APRIL 1991 - REVISED JULY 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, IO: SN54ABT16374	
SN74ABT16374	
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I_{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air)	0.85 W
Storage temperature range –	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

			SN54AB	T16374	SN74AB	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage				2		V
VIL	Low-level input voltage					0.8	V
VI	VI Input voltage				0	VCC	V
IOH High-level output current			C)	-24		-32	mA
IOL	DL Low-level output current		20	48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	4	10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.



SCBS454 - APRIL 1991 - REVISED JULY 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25°C			SN54ABT16374		SN74ABT16374			
PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA				-1.2		-1.2		-1.2	V
	V _{CC} = 4.5 V,	I _{OH} = - 3 m/	ł	2.5			2.5		2.5		
Ver	$V_{CC} = 5 V$, $I_{OH} = -3 mA$			3			3		3		v
VOH	V _{CC} = 4.5 V,	I _{OH} = -24 m	A	2			2				v
	V _{CC} = 4.5 V,	I _{OH} = - 32 m	۱A	2‡					2		
Ve	V _{CC} = 4.5 V,	I _{OL} = 48 mA				0.55		0.55			v
VOL	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 64 \text{ mA}$					0.55‡				0.55	V
Ц	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = V_{CC} \text{ or GND}$					±1		<u></u>		±1	μΑ
IOZH	V _{CC} = 5.5 V, V _O = 2.7 V				50		50		50	μΑ	
IOZL	V _{CC} = 5.5 V, V _O = 0.5 V					-50	4	-50		-50	μΑ
IOFF	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.$	5 V			±100	(C)			±100	μA
ICEX	V _{CC} = 5.5 V,	Vo = 5.5 V	Outputs high			50	201	50		50	μΑ
۱ ₀ §	V _{CC} = 5.5 V,	Vo = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
			Outputs high			2	1	2		2	
ICC	$V_{CC} = 5.5 V,$ $V_{I} = V_{CC} \text{ or GND}$	I _O = 0,	Outputs low			67		67		67	mA
	VI = VCC OF GND Outputs of		Outputs disabled			2		2		2	
∆ICC¶	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA	
Ci	VI = 2.5 V or 0.5 V				3.5						pF
Co	V _O = 2.5 V or 0.5 \	/			9.5						рF

[†] All typical values are at V_{CC} = 5 V.

[‡]On products compliant to MIL-STD-883, Class B, this parameter does not apply.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} : T _A =	= 5 V, 25°C	SN54ABT163	74 SN74AE	SN74ABT16374	
		MIN	MAX	MIN M	AX MIN	MAX	
fclock	Clock frequency	0	150	0,0,1	50 0	150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3	3.3		ns
t _{su}	Setup time, data before $CLK\uparrow$	1.1			1.1		ns
t _h	Hold time, data after CLK↑	1.3		1.3	1.3		ns

SCBS454 - APRIL 1991 - REVISED JULY 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(T	CC = 5 V A = 25°C	/, ;	SN54AB	Г16374	SN74AB	Г16374	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			150			150		150		MHz
^t PLH	CLK	Q	1.8	4.3	5.4	1.8	6 .4	1.8	6.2	ns
^t PHL		ý	2.7	4.5	5.6	2.7	6.4	2.7	5.9	115
^t PZH	ŌĒ	Q	1.4	3.6	4.8	1.4	6.1	1.4	5.7	ns
^t PZL		y	1.7	3.5	4.6	1.7	5.5	1.7	5.3	115
^t PHZ	ŌĒ	Q	2.2	5.4	8.4	2.2	11	2.2	10	ns
^t PLZ		Q	2.3	4.6	7.7	2.3	9.8	2.3	8.7	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS454 - APRIL 1991 - REVISED JULY 1993



- NOTES: A. CL includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated