SCBS263 - MARCH 1993

 Translates Between GTL Signal Levels and LVCMOS, LVTTL, or 5-V TTL Signal Levels 		or dl i (top vi	PACKAGE IEW)
 Member of the Texas Instruments Widebus[™] Family 	OEAB [56 CEAB
Supports Mixed-Mode Signal Operation on		2	55 CLKAB
A Port (5-V Input and Output Voltages With		3 4	54 B1 53 GND
3.3-V V _{CC})		4 5	52 B2
State-of-the-Art BiCMOS Design for	_	5 6	52 J B2 51 B3
Low-Static Power Dissipation	_	0 7	50 5-V V _{CC}
● UBT™ (Universal Bus Transceiver)		8	49 B4
Combines D-Type Latches and D-Type	-	9	48 B5
Flip-Flops With Qualified Storage Enable		10	47 B6
• ESD Protection Exceeds 2000 V Per		11	46 GND
MIL-STD-883C, Method 3015; Exceeds		12	45 B7
200 V Using Machine Model		13	44 B8
(C = 200 pF, R = 0)		14	43 B9
• Bus-Hold Data Inputs Eliminate the Need	A10 [15	42 B10
for External Pullup Resistors on A Port	A11 [16	41 🛛 B11
Latch-Up Performance Exceeds 500 mA	A12 [17	40 B12
Per JEDEC Standard JESD-17	GND [18	39 🛛 GND
 Flow-Through Architecture Optimizes 		19	38 B13
PCB Layout		20	37 🛛 B14
-		21	36 B15
 Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink 		22	35 V _{REF}
Small-Outline Packages		23	34 B16
oman-outime rackages	A17		33 B17
description	-	25	32 GND
•	A18		31 B18
This 18-bit registered bus transceiver combines		27	
D-type latches and D-type flip-flops to allow data	LEBA [28	29 CEBA

flow in transparent, latched, and clocked modes.

The B port operates at GTL levels while the A port and control pins are compatible with LVCMOS, LVTTL, or 5-V TTL logic levels.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the chip-enable (CEAB and CEBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if CEAB is also low. Output-enable OEAB is active-low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CEBA.

To ensure the high-impedance state during power-up or power-down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16611 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74LVT16611 is characterized for operation from 0°C to 70°C.

Widebus and UBT are trademarks of Texas Instruments Incorporated



14–3

Copyright © 1993, Texas Instruments Incorporated

SCBS263 - MARCH 1993

FUNCTION TABLE [†]							
		INPUTS		OUTPUT	MODE		
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE	
Х	Н	Х	Х	Х	Z		
L	L	L	Н	Х	в ₀ ‡	Latched storage of A data	
L	L	L	L	Х	в ₀ §		
Х	L	Н	Х	L	L	Transport	
х	L	Н	Х	Н	н	Transparent	
L	L	L	\uparrow	L	L	Clocked storage of A data	
L	L	L	\uparrow	Н	н	CIUCKEU SICIAYE OF A UAIA	
Н	L	L	Х	Х	в ₀ §	Clock inhibit	

[†] <u>A-to-B</u> data flow is shown: B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.



logic diagram (positive logic)

To 17 Other Channels



PRODUCT PREVIEW

SCBS263 - MARCH 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, 3.3-V V _{CC}
Supply voltage range, 5-V V _{CC} –0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)0.5 V to 7 V
Current into any A-port output in the low state, I _O 128 mA
Current into any B-port output in the low state, I _O
Current into any A-port output in the high state, I _O (see Note 2)
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I_{OK} (V _O < 0)
Maximum power dissipation at T _A = 55°C (in still air): DGG package
DL package
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

			MIN	NOM	MAX	UNIT	
	Supply voltage, 3.3 V	3.15	3.3	3.45	V		
VCC	Supply voltage, 5 V	4.75	5	5.25			
VREF	Supply voltage			0.8		V	
	Input voltage	B port			VCC	V	
VI		Except B port			5.5		
VIH	High-level input voltage	B port	VREF +50 mV			V	
		Except B port	2				
VIL	Low-level input voltage	B port		-	V _{REF} 50 mV	V	
		Except B port			0.8		
Iк	Input clamp current				-18	mA	
ЮН	High-level output current	A port			-32	mA	
la.	Low-level output current	A port‡			64	mA	
IOL		B port			40	ША	
Т _А	Operating free-air temperature		0		70	°C	

[‡] Current duty cycle \leq 50%, f \geq 1 kHz



SCBS263 - MARCH 1993

electrical characteristics over recommended operating free-air temperature range, V_{REF} = 0.8 V (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 3.15 V,	lj = – 18 mA			-1.2	V
		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = –100 μA	V _{CC} –	0.2		
Vон	A port		I _{OH} = – 8 mA	2.4			V
		V _{CC} = 3.15 V	I _{OH} = - 32 mA	2			
			I _{OL} = 100 μA			0.2	
	A port	V _{CC} = 3.15 V	I _{OL} = 16 mA			0.4	
VOL	Apon	V(() = 5.15 V	I _{OL} = 32 mA			0.5	V
			I _{OL} = 64 mA			0.55	
	B port	V _{CC} = 3.15 V,	I _{OL} = 40 mA			0.4	
	Control pins	$V_{CC} = 0$ or MAX [‡] ,	VI = 5.5 V			10	μA
			VI = 5.5 V			20	
1.	A port [§]	V _{CC} = 3.45 V	$V_{I} = V_{CC}$			1	
1			V _I = 0			-5	μΑ
	B port	V _{CC} = 3.45 V	VI = VCC			5	
			VI = 0			-5	
l _{off}	A port	$V_{CC} = 0$	$V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$			100	μA
101	B port	*00 = 0	$V_I \text{ or } V_O = 0 \text{ to } 1.2 \text{ V}$			100	μι
l(hold)	A port	V _{CC} = 3.15 V	VI = 0.8 V	75			μA
"(noid)	, i poit		V _I = 2 V	-75			
lozн	A port	V _{CC} = 3.45 V	V _O = 3 V			1	μA
·02⊓	B port		V _O = 1.2 V			10	μΑ
IOZL	A port	V _{CC} = 3.45 V	V _O = 0.5 V			-1	μA
·OZL	B port	VCC = 0.10 V	$V_{O} = 0.4 V$			-10	μι
	A port to B port	V _{CC} = 3.45 V,	lo – 0				
ICC	B port to A port	$V_{I} = V_{CC}$ or GND	l _O = 0,				mA
	Outputs disabled						
∆ICC¶		V_{CC} = 3.45 V, A or control inputs at V_{CC} or GND	One input at 2.7 V,			1	mA
Ci	Control pins	V _I = 3.15 V or 0			4		pF
C _{io}	A port	V _O = 3.15 V or 0			10		pF
C _{io}	B port	Per IEEE1194.0-1991				5	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$ Unused pins at V_CC or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS263 - MARCH 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8 V$ (unless otherwise noted)

		MIN	MAX	UNIT
fclock	Clock frequency	0	150	MHz
t _W	Pulse duration	LEAB or LEBA high		ns
		CLKAB or CLKBA high or low		115
		A before CLKAB [↑] 1.5		
		B before CLKAB ¹ 3		
		A before LEAB↓ 0.5		
•	Sotup time	B before LEBA↓ 1.5		
t _{su}	Setup time	CEAB before CLKAB↑		ns
		CEBA before CLKBA↑		-
		CEAB before LEAB↓		
		\overline{CEBA} before $LEBA\downarrow$		
	Hold time	A after CLKAB [↑] 1		
		B after CLKAB [↑] 0		
th		A after LEAB↓ 2.5		
		B after LEBA↓ 2		
		CEAB after CLKAB↑		ns
		CEBA after CLKBA↑		
		CEAB after LEAB↓		
		CEBA after LEBA↓		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8 V$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN TYP MAX	UNIT	
f _{max}				MHz	
^t PLH	А	В	3.2	ns	
^t PHL	A	В	3.2	115	
^t PLH	LEAB	В	4	ns	
^t PHL	LEAD	В	4	115	
^t PLH	CLKAB	В	4.3	ns	
^t PHL	CLKAB	B	4.3	115	
^t PLH		В	4.5		
^t PHL	OEAB	В	4.5	ns	
tf	Transition time, B or	utputs (0.5 V to 1 V)	1.7	ns	
t _f	Transition time, B or	0.6	ns		
^t PLH	В		6.5		
^t PHL	В	А	6.5	ns	
^t PLH	LEBA	A	6.3		
^t PHL	LEBA	А	6.3	ns	
^t PLH		6.3			
^t PHL	CLKBA	А	6.3	ns	
^t EN	OEBA	A	5.5		
^t DIS	UEDA		6	ns	



SCBS263 - MARCH 1993



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated