SCBS260G - JUNE 1993 - REVISED JUNE 1997

 Members of the Texas Instruments Widebus[™] Family 	SN54LVTH162245WD PACKAGE SN74LVTH162245DGG OR DL PACKAGE (TOP VIEW)					
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation 	1DIR 1 48 1 0E 1B1 2 47 1A1 1B2 3 46 1A2					
 A-Port Outputs Have Equivalent 22-Ω	GND 4 45 GND					
Series Resistors, So No External Resistors	1B3 5 44 1A3					
Are Required	1B4 6 43 1A4					
 High-Impedance State During Power Up	V _{CC} [7 42] V _{CC}					
and Power Down	1B5 [8 41] 1A5					
 Support Mixed-Mode Signal Operation	1B6 9 40 1A6					
(5-V Input and Output Voltages With	GND 10 39 GND					
3.3-V V _{CC})	1B7 11 38 1A7					
 Support Unregulated Battery Operation Down to 2.7 V 	1B8 12 37 1A8 2B1 13 36 2A1 2B2 14 35 2A2					
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	GND [15 34] GND 2B3 [16 33] 2A3					
 ESD Protection Exceeds 2000 V Per	2B4 [17 32] 2A4					
MIL-STD-883, Method 3015; Exceeds 200 V	V _{CC} [18 31] V _{CC}					
 Using Machine Model (C = 200 pF, R = 0) Latch-Up Performance Exceeds 500 mA Per JESD 17 	2B5 [19 30] 2A5 2B6 [20 29] 2A6 GND [21 28] GND					
 Bus Hold on Data Inputs Eliminates the	2B7 [22 27] 2A7					
Need for External Pullup/Pulldown	2B8 [23 26] 2 <u>A8</u>					

- Resistors
 Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'LVTH162245 are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

25 20E

2DIR 24

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS260G – JUNE 1993 – REVISED JUNE 1997

SCBS260G – JUNE 1993 – REVISED JUNE 1

description (continued)

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH162245 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH162245 is characterized for operation from -40° C to 85° C.


(each o-bit section)								
INPUTS		OPERATION						
OE	DIR	OPERATION						
L	L	B data to A bus						
L	н	A data to B bus						
Н	Х	Isolation						

FUNCTION TABLE (each 8-bit section)




SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS260G – JUNE 1993 – REVISED JUNE 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS260G - JUNE 1993 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state	
Current into any output in the low state, I _O : SN54LVTH162245 (
SN74LVTH162245 (B port) 128 mA
A port	30 mA
Current into any output in the high state, IO (see Note 2): SN54L	
SN74L	VTH162245 (B port) 64 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH	162245	SN74LVTH	UNIT			
		MIN	MAX	MIN	MAX	UNIT		
VCC	Supply voltage	2.7	3.6	2.7	3.6	V		
VIH	High-level input voltage	2		2		V		
VIL	Low-level input voltage		0.8		0.8	V		
VI	Input voltage		5.5		5.5	V		
1	High-level output current	A port		-12		-12	mA	
ЮН		B port		-24		-32	IIIA	
		A port		12		12	mA	
IOL	Low-level output current	B port		48		64	mA	
Δt/ΔVCC	Power-up ramp rate				200		μs/V	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
Т _А	Operating free-air temperature	-55	125	-40	85	°C		

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS260G - JUNE 1993 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	SN54L	VTH16224	45	SN74L	UNIT				
		TEST CO	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT		
VIK		V _{CC} = 2.7 V,	lı = –18 mA			-1.2			-1.2	V	
	Anort	V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2				
	A port	V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			1	
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = −100 μA	V _{CC} -0.2			V _{CC} -0.2			V	
∨он	P nort	V _{CC} = 2.7 V,	IOH = -8 mA	2.4			2.4			V	
	B port		I _{OH} = -24 mA	2							
		V _{CC} = 3 V	I _{OH} = -32 mA				2				
	A port	$V_{CC} = 2.7 V \text{ to } 3.6 V,$	l _{OL} = 100 μA			0.2			0.2		
	A port	$V_{CC} = 3 V,$	I _{OL} = 12 mA			0.8			0.8		
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2		
Vai		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5	V	
VOL	B port	V _{CC} = 3 V	I _{OL} = 16 mA			0.4			0.4	V	
			I _{OL} = 32 mA			0.5			0.5		
			I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
	Control pins	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10		
lj –	A or B ports	V _{CC} = 3.6 V	VI = 5.5 V			20			20	μΑ	
			$V_I = V_{CC}$			5			5	;	
			V _I = 0			-10			-10		
loff	_	$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V						±100	μA	
ha	A or B ports	V _{CC} = 3 V	VI = 0.8 V	75			75			μΑ	
l(hold)		VCC = 3 V	VI = 2 V	-75			-75			μΛ	
IOZPU‡	:	$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = Don't care	= 0.5 V to 3 V,			±100			±100	μA	
IOZPD [‡]		$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, V}_{O}$	= 0.5 V to 3 V,			±100			±100	μA	
		V _{CC} = 3.6 V,	Outputs high			0.25			0.19		
ICC		IO = 0,	Outputs low			6			5	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			0.25			0.19)	
∆ICC§		$V_{CC} = 3 V \text{ to } 3.6 V$, Or Other inputs at V_{CC} of	ne input at V _{CC} – 0.6 V, r GND			0.3			0.2	mA	
C _i V _l = 3 V or		V _I = 3 V or 0			4			4		pF	
C _{io}		V _O = 3 V or 0			10			10		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This parameter is characterized but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS260G - JUNE 1993 - REVISED JUNE 1997


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVTH162245									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	۸	В	1	3.5		4	1	2.3	3.3		3.7	ns
^t PHL	A .	d	1	3.5		3.9	1	2.2	3.3		3.5	115
^t PLH	В	А	1	4.3		5.3	1	2.8	4		4.6	ns
^t PHL	В	~	1	4.2		4.5	1	2.5	3.4		3.6	115
^t PZH	OE	В	1	4.8		5.9	1	2.8	4.6		5.4	ns
^t PZL	ÛE	в	1	4.8		5.5	1	3	4.6		5.2	115
^t PZH	OE	А	1	5.5		7.2	1	3.3	5.3		6.3	ns
^t PZL	ÛE	~	1	5.4		6.4	1	3.3	5.1		5.8	115
^t PHZ	OE	В	1.5	5.5		5.8	1.5	3.8	5.2		5.5	ns
^t PLZ		В	1.5	5.5		5.8	1.5	3.5	5.1		5.4	115
^t PHZ	OE	А	1.5	5.8		6.5	1.5	4	5.6		5.9	ns
^t PLZ		A	1.2	6.3		6.3	1.5	3.8	5.5		5.5	115
^t sk(o) [‡]									0.5		0.5	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



SCBS260G - JUNE 1993 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated