### SN74BCT899 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces I<sub>CCZ</sub>
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- Simultaneously Generates and Checks Parity
- Packaged in Plastic Small-Outline Package

## description

The SN74BCT899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data buses in either direction. It has a current-sinking capability of 24 mA at the A bus and 64 mA at the B bus.

The SN74BCT899 features independent latchenable (LEAB or LEBA) inputs, a select (SEL) input for ODD/EVEN parity, and separate error-signal (ERRA or ERRB) outputs for checking parity.

The SN74BCT899 is characterized for operation from 0°C to 70°C.

	N PACK		E
ODD/ <u>EVEN</u> ERRA LEAB	1 2 3 4 5 6 7 8 9 10 11 12	28 27 26 25 24 23 22 21 20 19 18 17 16 15	V <sub>CC</sub> OEAB B1 B2 B3 B4 B5 B6 B7 B8 BPAR LEBA SEL ERB



# SN74BCT899 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

					FUNCTION TABLE
	II	NPUTS			OPERATION OR FUNCTION
OEAB	OEBA	SEL	LEAB	LEBA	OPERATION OR FUNCTION
Н	Н	Х	х	Х	Buses A and B are in the high-impedance state.
н	L	L	Х	Н	Generates parity from B1–B8 based on ODD/EVEN. Generated parity $\rightarrow$ APAR. Generated parity checked against BPAR and output as ERRB.
н	L	L	Н	Н	Generates parity from B1–B8 based on ODD/EVEN. Generated parity $\rightarrow$ APAR. Generated parity checked against BPAR and output as ERRB. Generated parity also fed back through the A latch for generate/check as ERRA.
Н	L	L	х	L	Generates parity from B-latch data based on ODD/ $\overline{EVEN}$ . Generated parity $\rightarrow$ APAR. Generated parity checked against latched BPAR and output as $\overline{ERRB}$ .
н	L	Н	Х	Н	BPAR /B1 – B8 $\rightarrow$ APAR/A1 – A8 feed-through mode. Generated parity checked against BPAR and output as ERRB.
н	L	Н	Н	Н	$BPAR/B1-B8 \rightarrow APAR/A1-A8$ feed-through mode. Generated parity checked against BPAR and output as ERRB. Generated parity also fed back through the A latch for generate/check as ERRA.
L	Н	L	Н	Х	Generates parity from A1–A8 based on ODD/ $\overline{\text{EVEN}}$ . Generated parity $\rightarrow$ BPAR. Generated parity checked against APAR and output as $\overline{\text{ERRA}}$ .
L	Н	L	Н	Н	Generates parity from A1 – A8 based on ODD/EVEN. Generated parity $\rightarrow$ BPAR. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the B latch for generate/check as ERRB.
L	н	L	L	Х	Generates parity from A-latch data based on ODD/ $\overline{\text{EVEN}}$ . Generated parity $\rightarrow$ BPAR. Generated parity checked against latched APAR and output as $\overline{\text{ERRA}}$ .
L	Н	Н	Н	Х	APAR/A1 – A8 $\rightarrow$ BPAR/B1–B8 feed-through mode. Generated parity checked against APAR and output as ERRA.
L	Н	Н	н	Х	APAR /A1 – A8 $\rightarrow$ BPAR/B1–B8 feed-through mode. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the B latch for generate/check as ERRB.
L	L	Х	Х	Х	Output to A bus and B bus

#### PARITY FUNCTION TABLE

	INPUTS <sup>†</sup>		OUTF	PUTS
ODD/EVEN	$\begin{array}{c} \text{ODD/EVEN} \\ \text{A1-A8 = H} \end{array}$		BPAR‡	ERRA
L	0, 2, 4, 6, 8	L	L	Н
L	1, 3, 5, 7	L	н	L
L	0, 2, 4, 6, 8	н	L	L
L	1, 3, 5, 7	Н	н	н
н	0, 2, 4, 6, 8	L	н	L
н	1, 3, 5, 7	L	L	н
н	0, 2, 4, 6, 8	н	н	н
н	1, 3, 5, 7	Н	L	L

<sup>†</sup> If LE = H, current A1-A8 and APAR data is used. If LE = L, latched A1–A8 and APAR data is used.  $\ddagger$  This is the value of BPAR if SEL = L. If SEL = H, BPAR = APAR.



### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	$\ldots$ –0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	$\ldots$ –0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO	$-0.5$ V to 5.5 V
Voltage range applied to any output in the high state, VO	$\dots$ -0.5 V to V <sub>CC</sub>
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–30 mÅ
Current into any output in the low state, IO	128 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



## SN74BCT899 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

## recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage					V
VIL	Low-level input voltage				0.8	V
VI	Input voltage		0		VCC	V
1	High-level output current	A1-A8			-3	mA
ЮН		B1-B8			-15	ША
lai		A1-A8			24	mA
OL	OL Low-level output current B1-B8				64	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
TA	Operating free-air temperature		0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.



## **SN74BCT899** 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER

SCBS253 - JUNE 1992 - REVISED NOVEMBER 1993

PARAMETER		TEST	TEST CONDITIONS		TYP†	MAX	UNIT	
VIK			V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2	V
			V <sub>CC</sub> = 4.75 V,	$I_{OH} = -1 \text{ mA}$	2.7	3.4		
	A1-A8, APAR, ERRA, ERRB	A1-A8, APAR, ERRA, ERRB		$I_{OH} = -1 \text{ mA}$	2.5	3.4		
			V <sub>CC</sub> = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		
Vон			V <sub>CC</sub> = 4.75 V,	$I_{OH} = -3 \text{ mA}$	2.7	3.4		V
	B1–B8, BPAR			$I_{OH} = -3 \text{ mA}$	2.4	3.4		
	BT-BO, BFAR		$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA				
				I <sub>OH</sub> = -15 mA	2	3.1		
				I <sub>OL</sub> = 20 mA				
V	A1–A8, APAR, ERRA, ERRB			I <sub>OL</sub> = 24 mA		0.35	0.5	V
VOL	B1–B8, BPAR		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA				
	DI-DO, DFAR			I <sub>OL</sub> = 64 mA		0.42	0.55	
II <sup>‡</sup>			V <sub>CC</sub> = 5.5 V,	VI = 5.5 V			100	μA
IIH‡			V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20	μA
IIL‡			V <sub>CC</sub> = 5.5 V,	VI = 0.5 V			-20	μA
	A1–A8, APAR, ERRA, ERRB				-60		-150	mA
los§	B1-B8, BPAR		V <sub>CC</sub> = 5.5 V,	VO = 0	-100		-225	
	Outputs high	A to B				0.5	2	
	Outputs high	B to A				0.5	2	
		A to B				43	69	
	Outputs low	B to A	V <sub>CC</sub> = 5.5 V,			22	34	
ICC		A to B		Outputs open		6	10	mA
	Outputs disabled, ERR outputs low	B to A				6	10	
		A to B				0.5	2	
	Outputs disabled, ERR outputs high	B to A	]			0.5	2	
Ci			V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 0.5 V		6.5		pF
<u> </u>	A ports					10.5		<b></b>
Cio	B ports		V <sub>CC</sub> = 5 V,	$V_{O} = 0.5 V$		12.5		pF

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current. § Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C	MIN	МАХ	UNIT
			MIN	MAX			
tw	Pulse duration		5		5		ns
t <sub>su</sub>	Setup time before LE $\downarrow$	Data high or low	4.5		4.5		ns
th	Hold time after LE $\downarrow$	Data high or low	1.5		1.5		ns



## **SN74BCT899** 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER

SCBS253 - JUNE 1992 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V A = 25°C		MIN	МАХ	UNIT
		(001901)	MIN	TYP	MAX	]		
<sup>t</sup> PLH	A or B	B or A	1.9	6	7.6	1.9	9.1	ns
<sup>t</sup> PHL	AUID	BUTA	1.8	5.2	6.8	1.8	8.1	115
<sup>t</sup> PLH	A or B	BPAR or APAR	4.3	11	13	4.3	16.1	ns
<sup>t</sup> PHL	AUD	DEAR OF AFAR	4.5	10.7	12.7	4.5	15.3	115
<sup>t</sup> PLH	APAR or BPAR	BPAR or APAR	2.2	5.2	6.7	2.2	8	ns
<sup>t</sup> PHL		DFAR UI AFAR	1.7	4.7	6.3	1.7	7.6	115
<sup>t</sup> PLH	A, APAR, or	ERRA or ERRB	3.4	10.6	12.6	3.4	15.7	
<sup>t</sup> PHL	B, BPAR	ERRA UI ERRO	3.6	10.5	12.5	3.6	15.3	ns
<sup>t</sup> PLH	ODD/EVEN	ERRA or ERRB	4.6	8.8	10.5	4.6	12.8	
<sup>t</sup> PHL		ERRA OF ERRB	4.1	8.4	10.2	4.1	12.8	ns
<sup>t</sup> PLH	ODD/EVEN	BPAR or APAR	4.5	9	10.7	4.5	13.1	ns
<sup>t</sup> PHL			4.4	8.5	10.7	4.4	13.3	
<sup>t</sup> PLH	SEL	BPAR or APAR	1.4	4.6	6.2	1.4	7.7	ns
<sup>t</sup> PHL	SEL	BPAR OF APAR	1.6	4.4	5.9	1.6	7.1	ns
<sup>t</sup> PLH	LEAB OR LEBA	B or A	2.6	7.6	9.3	2.6	10.9	ns
<sup>t</sup> PHL	LEAD OR LEDA	BUIA	3.3	6.5	8.2	3.3	9.3	115
<sup>t</sup> PLH	LEAB OR LEBA	BPAR or APAR	3	6.7	8.3	3	9.9	ns
<sup>t</sup> PHL	LEAD OR LEDA	(parity feed-through)	3	6.1	7.7	3	8.7	115
<sup>t</sup> PLH	LEAB OR LEBA	BPAR or APAR	5.2	10.2	12.1	5.2	14.8	
<sup>t</sup> PHL	LEAD OR LEDA	(parity generated)	5.1	8.9	10.7	5.1	12.5	ns
<sup>t</sup> PLH		ERRB or ERRA	5.3	10.3	12.3	5.3	14.9	-
<sup>t</sup> PHL	LEAB OR LEBA	EKKB OF EKKA	5	9.2	11	5	12.9	ns
<sup>t</sup> PZH		B or A	1.8	5.6	7.2	1.8	9	
<sup>t</sup> PZL	OEAB or OEBA	DUIA	2.1	10.5	12.2	2.1	13.9	ns
<sup>t</sup> PHZ	OEAB or OEBA	P or A	2.9	6.4	8.1	2.9	9.8	
<sup>t</sup> PLZ		B or A	2.1	5.5	7.1	2.1	8.1	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated