# SN54ABTH25245, SN74ABTH25245 25- $\Omega$ OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251F - JUNE 1992 - REVISED MAY 1997

- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 25 Ω or Greater
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW) Package, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) DIPs

#### description

The 'ABTH25245 are  $25 \cdot \Omega$  octal bus transceivers designed for asynchronous communication between data buses. They improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers.

These devices allow noninverted data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can disable the device so that both buses are effectively isolated. When  $\overline{OE}$  is low, the device is active.

These transceivers are capable of sinking 188 mA of  $I_{OL}$  current, which facilitates switching 25- $\Omega$  transmission lines on the incident wave. The distributed  $V_{CC}$  and GND pins minimize switching noise for more-reliable system operation.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54ABTH25245 JT PACKAGE
SN74ABTH25245 DW OR NT PACKAGE
(TOP VIEW)

A1	1	$\bigcup_{24}$	] DIR
GND	2	23	] B1
A2		22	] B2
A3		21	] v <sub>cc</sub>
GND	5	20	] вз
A4		19	] в4
A5		18	] B5
GND	8	17	] B6
A6	9	16	]∨ <sub>cc</sub>
A7	10	15	] B7
GND	11	14	] B8
A8	12	13	] <u>OE</u>

#### SN54ABTH25245 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Copyright © 1997, Texas Instruments Incorporated

#### description (continued)

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH25245 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABTH25245 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLE							
INP	UTS	OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	н	A data to B bus					
Н	Х	Isolation					

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



#### logic diagram (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DW, JT, and NT packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> –0.5 V to 7 V	V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) –0.5 V to 7 V	V
Voltage range applied to any output in the disabled or power-off state, Vo0.5 V to 5.5 V	V
Voltage range applied to any output in the high state, Vo	С
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	A
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	A
Current into any output in the low state, IO: SN74ABTH25245 (A port)	A
SN74ABTH25245 (B port)	A
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	V
NT package	V
Storage temperature range, T <sub>stg</sub> 65°C to 150°C	С

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



## SN54ABTH25245, SN74ABTH25245 25- $\Omega$ OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251F - JUNE 1992 - REVISED MAY 1997

#### recommended operating conditions (see Note 3)

				SN54ABT	H25245	SN74ABT	UNIT	
					MAX	MIN	MAX	UNIT
Vcc	Supply voltage			4.5	5.5	4.5	5.5	V
VIH	High-level input voltage			2		2		V
VIL	Low-level input voltage				0.8		0.8	V
VI	Input voltage				VCC	0	VCC	V
IIК	Input clamp current				5-18		-18	mA
lau	IOH High-level output current		A port	-80 -32			-80	mA
ЮН			B port				-32	IIIA
	Low lovel output current		A port	20	188		188	mA
<sup>I</sup> OL	Low-level output current		B port	66	64		64	IIIA
Δt/Δv	Input transition rise or fall rate		Control inputs	Q	4		4	ns/V
ΔυΔν	Input transition rise or fall rate Outputs enabled A or B ports				10		10	115/ V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate			200		200		μs/V
Т <sub>А</sub>	Operating free-air temperature			-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.



### SN54ABTH25245, SN74ABTH25245 25-Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251F - JUNE 1992 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TERTO	ONDITIONS	SN54	4ABTH2	TH25245 SN74ABTH		245 SN74ABTH25245		MAX UNIT	
FAI	RAMETER	IESI C	ONDITIONS	MIN	TYP†	MAX	ΜΙΝ ΤΥΡ <sup>†</sup> ΜΑΧ				
VIK		V <sub>CC</sub> = 4.5 V,	lj = –18 mA			-1.2			-1.2	V	
	Anort	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = –3 mA	2.7			2.7				
	A port	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> =80 mA	2.4			2.4				
Vон		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5			V	
	B port	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3				
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -32 mA	2*			2				
	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 94 mA			0.55			0.55		
VOL	A port	VCC = 4.5 V	I <sub>OL</sub> = 188 mA			0.7			0.7	V	
	B port	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 64 mA			0.55*			0.55		
V <sub>hys</sub>					100			100		mV	
1.	Control inputs	$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC} \text{ or } GND$			1 ±1			±1	μA	
II.	A or B ports	$V_{CC}$ = 2.1 V to 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$		ľ.	±20			±20		
6.4.1.5	A or B ports	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V	100	P.		100			μA	
l(hold)	A of B ports	VCC = 4.5 V	V <sub>I</sub> = 2 V	-100			-100			μА	
IOZPU <sup>‡</sup>	:	$V_{CC}$ = 0 to 2.1 V, $V_{O}$ =	0.5 V to 2.7 V, $\overline{OE} = X$		20	±50			±50	μA	
IOZPD <sup>‡</sup>		$V_{CC}$ = 2.1 V to 0, V <sub>O</sub> =	0.5 V to 2.7 V, OE = X		2	±50			±50	μA	
loff		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$	2		±100			±100	μA	
ICEX		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50			50	μA	
١٥§	B port	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50		-210	-50		-210	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			500			500	μA	
ICC		Outputs open,	Outputs low			20			20	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			500			500	μA	
∆ICC¶		$V_{CC}$ = 5.5 V, One input Other inputs at $V_{CC}$ or 0	at 3.4 V, GND			1			1	mA	
Ci	Control inputs	V <sub>CC</sub> = 5 V,	$V_I = V_{CC}$ or GND		4			4		pF	
Cio	A or B ports	V <sub>CC</sub> = 5 V,	$V_{O} = V_{CC}$ or GND		11.5			11.5		pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



## SN54ABTH25245, SN74ABTH25245 **25-** $\Omega$ OCTAL BUŚ TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251F - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT) $V_{CC} = 5 V,$ $T_A = 25^{\circ}C$		SN54ABTH25245	SN74ABTH25245		UNIT		
	(INFUT)	(001-01)	MIN	TYP	MAX	MIN MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1	2.3	3.5	1	1	3.9	ns
<sup>t</sup> PHL	AUD	BUIA	1	2.4	3.5	1 0	1	4.3	115
<sup>t</sup> PZH	ŌĒ	OE A or B	1.5	3.7	5.4	1.5	1.5	6.5	ns
<sup>t</sup> PZL			1.4	4	5.8	1.4	1.4	6.8	115
<sup>t</sup> PHZ	ŌĒ	OE A or B	2	4.3	6.1	2	2	7.2	
<sup>t</sup> PLZ		AUB	2	3.9	5.8	<b>Q</b> 2	2	6.4	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



#### SN54ABTH25245, SN74ABTH25245 25-Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS251F – JUNE 1992 – REVISED MAY 1997

7 V **S1** O Open **500** Ω From Output TEST **S**1  $\Lambda \Lambda /$ **Under Test** GND Open tPLH/tPHL  $C_1 = 50 \text{ pF}$ tPLZ/tPZL 7 V **500** Ω (see Note A) tPHZ/tPZH Open LOAD CIRCUIT 3 V 1.5 V **Timing Input** 0 V tw t<sub>su</sub> th 3 V 3 V Input 1.5 V 1.5 V **Data Input** 1.5 V 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES PULSE DURATION 3 V 3 V Output 1.5 V 1.5 V Input 1.5 V 1.5 V Control 0 V 0 V <sup>t</sup>PZL <sup>t</sup>PHL <sup>t</sup>PLH <sup>t</sup>PLZ Output ۷он 3.5 V Waveform 1 1.5 V 1.5 V 1.5 V Output VOI + 0.3 V S1 at 7 V VOL VOL (see Note B) <sup>t</sup>PHZ <sup>t</sup>PLH <sup>t</sup>PHL – <sup>t</sup>PZH <sup>-</sup> Output v<sub>он</sub> ۷он Waveform 2 VOH - 0.3 V 1.5 V 1.5 V 1.5 V Output S1 at Open ≈ 0 V Vol (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES** ENABLE AND DISABLE TIMES INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated