SCBS247E - AUGUST 1992 - REVISED MAY 1997


- Members of the Texas Instruments
   Widebus™ Family
- B-Port Outputs Have Equivalent 25- $\Omega$ Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBT<sup>™</sup> (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Flip-Flops for Operation in Transparent,
   Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs.

SN54ABT162601 . . . WD PACKAGE SN74ABT162601 . . . DGG OR DL PACKAGE (TOP VIEW)



For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



## SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247E - AUGUST 1992 - REVISED MAY 1997

### description (continued)

The SN54ABT162601 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT162601 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**<sup>†</sup>

	II	NPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	Α	В
Х	Н	Х	Х	Χ	Z
Х	L	Н	Χ	L	L
Х	L	Н	X	Н	Н
Н	L	L	X	Χ	в <sub>0</sub> ‡
Н	L	L	X	Χ	в <sub>0</sub> ‡ в <sub>0</sub> ‡
L	L	L	$\uparrow$	L	L
L	L	L	$\uparrow$	Н	Н
L	L	L	L	Χ	в <sub>0</sub> ‡
L	L	L	Н	Χ	В <sub>0</sub> ‡ В <sub>0</sub> §


<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.



<sup>‡</sup> Output level before the indicated steady-state input conditions were established

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	
Current into any output in the low state, Io: SN54ABT162601 (A port)	96 mA
SN74ABT162601 (A port)	128 mA
B port	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



## SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247E - AUGUST 1992 - REVISED MAY 1997

### recommended operating conditions (see Note 3)

				162601	SN74ABT162601		
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage				5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		8.0	V	
VI	Input voltage	0	Vcc	0	VCC	V	
1	High-level output current	A port	6	-24		-32	mA
ЮН		B port	7.	-12		-12	
1	Low lovel output ourropt	A port	25	48		64	mA
lOL	Low-level output current	B port	20,	12		12	ША
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q'	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature			125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SCBS247E - AUGUST 1992 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COA	TEST CONDITIONS		A = 25°C	;	SN54ABT	SN54ABT162601		SN74ABT162601	
FAI	KAMETEK	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
۷ıK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
	A nort	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		
	A port	V00 - 4 5 V	I <sub>OH</sub> = -24 mA	2			2				
V/0		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		V
VOH		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -1 mA	3.35			3.3		3.35		V
	B port	$V_{CC} = 5 V$ ,	I <sub>OH</sub> = -1 mA	3.85			3.8		3.85		
	Б роп	V00 - 4 5 V	$I_{OH} = -3 \text{ mA}$	3.1			3		3.1		
		VCC = 4.5 V,									
	A port	V00 - 45 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			
$V_{OL}$	A port	VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V
	B port	$V_{CC} = 4.5 \text{ V},$	$I_{OL}$ = 12 mA			0.8		0.8		8.0	
V <sub>hys</sub>					100						mV
ı.	Control inputs	$V_{CC} = 0 \text{ to } 5.5 \text{ V, V}_{I}$	= V <sub>CC</sub> or GND			±1		±1		±1	
li I	A or B ports				±20		±20		±20	1 '	
lozpu	 j‡	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50	25	±50		±50	μΑ
IOZPE	<sub>)</sub> ‡		OE = X			±50	90%	±50		±50	μА
I <sub>OZH</sub> §	}					10		10		10	μΑ
I <sub>OZL</sub> §						-10		-10		-10	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V,	Outputs high			50		50		50	μΑ
	A port	.,	<u></u>	-50	-50 -100 -180	-180	-50	-180	-50	-180	
IOI	B port	vCC = 5.5 v,	ΛO = 5:2.9 Λ	-25	-55	-100	-25	-100	) –25 –1		mA
		Vcc = 55 V	Outputs high			3		3		3	mA
Icc	A or B ports	$I_{O} = 0$ ,	Outputs low			36		36		36	
		$V_I = V_{CC}$ or GND	Outputs disabled			3		3		3	
∆lcc#	!					50		50		50	μА
Ci	Control inputs				3						pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9						pF
	· · · · · · · · · · · · · · · · · · ·						<u> </u>				

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>¶</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

## SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247E - AUGUST 1992 - REVISED MAY 1997


# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)

			SN54ABT162601		SN74ABT162601		UNIT	
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			0	150	0	150	MHz
. 5		LEAB or LEBA high			2	2.5		
t <sub>W</sub> Pulse duration	CLKAB or CLKBA high or low	3	Z.	3		ns		
		A before CLKAB↑ or B before CLKBA↑	4.3	D. D	4.3			
	Catum time	A before LEAB↓ or B before LEBA↓  CLK high  CLK low	CLK high	2.5	,	2.5		
t <sub>su</sub>	Setup time		200		1		ns	
		CLKEN before CLK↑		2.7		2.7		
	t <sub>h</sub> Hold time	A after CLKAB↑ or B after CLKBA↑		<b>Q</b> 0		0		
t <sub>h</sub>		A after LEAB↓ or B after LEBA↓	0.5		0.5		ns	
		CLKEN after CLK↑		0		0		

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>0</sub>	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT162601		SN74ABT162601		UNIT
(114F-01)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			150			150		150		MHz
<sup>t</sup> PLH	Α	В	1.5	2.8	4	1.5	5.1	1.5	4.8	ns
t <sub>PHL</sub>	A	Ь	2	3.7	5.2	2	6.1	2	5.7	115
t <sub>PLH</sub>	В	А	1	2.5	3.6	1	4.2	1	4	ns
<sup>t</sup> PHL	Ь	A	2	3.3	4.5	2	5.1	2	4.9	115
<sup>t</sup> PLH	LEBA	Α	2	3.3	4.5	2	5.6	2	5	ns
t <sub>PHL</sub>	LEBA	A	2	3.6	4.7	2	5.4	2	5	115
<sup>t</sup> PLH	LEAB	В	2	3.4	4.8	2 2	6.1	2	5.6	ns
<sup>t</sup> PHL	LEAD	В	2	3.8	5.2	2	6.4	2	5.9	115
<sup>t</sup> PLH	CLKBA	Α	1.5	3.1	4.7	1.5	5.4	1.5	5.3	ns
<sup>t</sup> PHL	CLRBA	^	1.5	3.1	4.3	01.5	5.2	1.5	5	115
<sup>t</sup> PLH	CLKAB	В	1.5	3.3	4.7	1.5	6	1.5	5.5	ns
<sup>t</sup> PHL	CLRAD	В	1.5	3.5	4.8	1.5	5.8	1.5	5.3	115
<sup>t</sup> PZH	<del>OEBA</del>	Α	2	3.5	4.6	2	5.3	2	5.1	ns
<sup>t</sup> PZL	OEBA	^	2	3.7	4.7	2	5.6	2	5.4	115
<sup>t</sup> PZH	<del>OEAB</del>	В	2	3.8	5.3	2	6.6	2	6.1	ns
<sup>t</sup> PZL	OEAB		2	3.6	5.1	2	6.2	2	5.7	115
<sup>t</sup> PHZ		А	2	3.6	5.4	2	6.6	2	6.2	ns
t <sub>PLZ</sub>	OEBA		1.5	3.2	4.7	1.5	5.8	1.5	5.4	119
<sup>t</sup> PHZ	<del>OEAB</del>	В	2	3.4	4.8	2	5.6	2	5.4	ns
t <sub>PLZ</sub>	OEAB	Ð	1.5	3.2	4.5	1.5	5.7	1.5	5.2	115

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated