

SN54ABT162600, SN74ABT162600 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS246 – JUNE 1992 – REVISED OCTOBER 1992

- B-Port Outputs Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of \overline{CLKAB} . Output-enable \overline{OEAB} is active-low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, \overline{CLKBA} , and $\overline{CLKENBA}$.

The B-port outputs, which are designed to source or sink up to 12 mA, include 25- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162600 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162600 is characterized over the full military temperature range of -55°C to 125°C . The SN74ABT162600 is characterized for operation from -40°C to 85°C .

SN54ABT162600 . . . WD PACKAGE
SN74ABT162600 . . . DL PACKAGE
(TOP VIEW)

OEAB	1	56	$\overline{CLKENAB}$
LEAB	2	55	\overline{CLKAB}
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	\overline{CLKBA}
LEBA	28	29	$\overline{CLKENBA}$

PRODUCT PREVIEW

Widebus, EPIC-II B, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

SN54ABT162600, SN74ABT162600
18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS246 – JUNE 1992 – REVISED OCTOBER 1992

FUNCTION TABLE†

INPUTS					OUTPUT B
CLKENAB	OEAB	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↓	L	L
L	L	L	↓	H	H
L	L	L	H	X	B ₀ ‡
L	L	L	L	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.


PRODUCT PREVIEW



SN54ABT162600, SN74ABT162600 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS246 – JUNE 1992 – REVISED OCTOBER 1992

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	–0.5 V to 5.5 V
Current into any output in the low state, I_O : SN54ABT162600 (A port)	96 mA
SN74ABT162600 (A port)	128 mA
B port	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air)	1 W
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ABT162600, SN74ABT162600

18-BIT UNIVERSAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS246 – JUNE 1992 – REVISED OCTOBER 1992

recommended operating conditions (see Note 2)

			SN54ABT162600		SN74ABT162600		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage		2		2		V
V_{IL}	Low-level input voltage			0.8		0.8	V
V_I	Input voltage		0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	A port		–24		–32	mA
		B port		–12		–12	
I_{OL}	Low-level output current	A port		48		64	mA
		B port		12		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T_A	Operating free-air temperature		–55	125	–40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



SN54ABT162600, SN74ABT162600
18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS246 – JUNE 1992 – REVISED OCTOBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT162600		SN74ABT162600		UNIT		
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX			
V _{IK}		V _{CC} = 4.5 V, I _I = −18 mA		−1.2			−1.2		−1.2		V		
V _{OH}	A port	V _{CC} = 4.5 V, I _{OH} = −3 mA		2.5			2.5		2.5		V		
		V _{CC} = 5 V, I _{OH} = −3 mA		3			3		3				
		V _{CC} = 4.5 V, I _{OH} = −24 mA		2			2						
		V _{CC} = 4.5 V, I _{OH} = −32 mA		2‡					2				
	B port	V _{CC} = 4.5 V, I _{OH} = −1 mA		3.35			3.3		3.35				
		V _{CC} = 5 V, I _{OH} = −1 mA		3.85			3.8		3.85				
		V _{CC} = 4.5 V, I _{OH} = −3 mA		3.1			3		3.1				
		V _{CC} = 4.5 V, I _{OH} = −12 mA		2.6					2.6				
V _{OL}	A port	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.55			0.55				V		
	I _{OL} = 64 mA		0.55‡					0.55					
	B port	V _{CC} = 4.5 V, I _{OL} = 12 mA		0.8			0.8		0.8				
I _I	Control inputs	V _{CC} = 5.5 V, V _I = V _{CC} or GND			±1			±1		±1		μA	
	A or B ports				±20			±20		±20			
I _{OZH} §		V _{CC} = 5.5 V, V _O = 2.7 V		10			10		10		μA		
I _{OZL} §		V _{CC} = 5.5 V, V _O = 0.5 V		−10			−10		−10		μA		
I _{off}		V _{CC} = 0, V _I or V _O ≤ 4.5 V		±100					±100		μA		
I _{CEX}		V _{CC} = 5.5 V, V _O = 5.5 V		Outputs high		50			50		50		μA
I _O ¶	A port	V _{CC} = 5.5 V, V _O = 2.5 V		−50	−100	−180	−50	−180	−50	−180	mA		
	B port	V _{CC} = 5.5 V, V _O = 2.5 V		−25	−55	−100	−25	−100	−25	−100			
I _{CC}	A or B ports	V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	Outputs high		3			3		3		mA	
			Outputs low		36			36		36			
			Outputs disabled		3			3		3			
ΔI _{CC} #		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND			50			50		50		μA	
C _i	Control inputs	V _I = 2.5 V or 0.5 V			3							pF	
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			9							pF	

† All typical values are at V_{CC} = 5 V.

‡ On products compliant to MIL-STD-883, Class B, this parameter does not apply.

§ The parameters I_{OZH} and I_{OZL} include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



SN54ABT162600, SN74ABT162600

18-BIT UNIVERSAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS246 – JUNE 1992 – REVISED OCTOBER 1992


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN54ABT162600		SN74ABT162600		UNIT	
				MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency			0	150	0	150	MHz	
t _w	Pulse duration	LEAB or LEBA high						ns	
		CLKAB or CLKBA high or low							
t _{su}	Setup time	A before CLKAB↓						ns	
		B before CLKBA↓							
		A before LEAB↓ or B before LEBA↓	CLK high						
			CLK low						
t _h	Hold time	A after CLKAB↓ or B after CLKBA↓						ns	
		A after LEAB↓ or B after LEBA↓							

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.