SN54ABT162540, SN74ABT162540


- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art EPIC-IIB ™ BiCMOS Design **Significantly Reduces Power Dissipation**
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes **PCB Layout**
- Packaged in Plastic 300-mil Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

## description

These 16-bit buffers and bus drivers provide a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state.

SN54ABT162540 . . . WD PACKAGE SN74ABT162540 . . . DL PACKAGE (TOP VIEW) 10E1 L 48 10E2



The outputs, which are designed to source or sink up to 12 mA, include  $25-\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162540 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162540 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125 $^{\circ}$ C. The SN74ABT162540 is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE** (each 8-bit section)


	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	Н
L	L	Н	L
Н	X	Χ	Z
Х	Н	Χ	Z


Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




# logic symbol†

# logic diagram (positive logic)





To Seven Other Channels



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high state or power-off state, VO	−0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub>	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air)	0.85 W
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# PRODUCT PREVIEW

# recommended operating conditions (see Note 2)

				SN54ABT162540		SN74ABT162540	
			MIN	MAX	MIN	MAX	UNIT
Vсс	CC Supply voltage			5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	Vcc	V
IOH	H High-level output current			-12		-12	mA
lOL	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT162540		SN74ABT162540				
PARAMETER	TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	C = 4.5 V, I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V	
Vон	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA			3.35			3.3		3.35		V	
	$V_{CC} = 5 \text{ V}, \qquad I_{OH} = -1 \text{ mA}$			3.85			3.8		3.85			
	$V_{CC} = 4.5 \text{ V},  I_{OH} = -3 \text{ mA}$			3.1			3		3.1			
	$V_{CC} = 4.5 \text{ V},  I_{OH} = -12 \text{ mA}$			2.6‡					2.6			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA				0.4	0.8		8.0		0.65	_ >	
VOL	$V_{CC} = 4.5 \text{ V},$	$'_{CC} = 4.5 \text{ V},  I_{OL} = 12 \text{ mA}$							0.8	0.8		
lį	$V_{CC} = 5.5 \text{ V},$	$V_{CC} = 5.5 \text{ V},  V_I = V_{CC} \text{ or GND}$				±1		±1		±1	μΑ	
I <sub>OZH</sub> §	$V_{CC} = 5.5 \text{ V},  V_{O} = 2.7 \text{ V}$					50		50		50	μΑ	
I <sub>OZL</sub> §	$V_{CC} = 5.5 \text{ V},  V_{O} = 0.5 \text{ V}$					-50		-50		-50	μΑ	
l <sub>off</sub>	$V_{CC} = 0$ , $V_I \text{ or } V_O \le 4.5 \text{ V}$					±100				±100	μΑ	
ICEX	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 5.5 \text{ V}$		Outputs high			50		50		50	μΑ	
I <sub>O</sub> ¶	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GN		Outputs high			2		2		2	mA	
ICC			Outputs low			32		32		32		
	AL = ACC OLOND		Outputs disabled			2		2		2		
	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs	Data	Outputs enabled			1		1.5		1		
Δl <sub>CC</sub> #		ner inputs	Outputs disabled			0.05		1		0.05	mA	
	at V <sub>CC</sub> or GND Control inpo		uts			1.5		1.5		1.5		
Ci	V <sub>I</sub> = 2.5 V or 0.5 V				7						pF	
Co	V <sub>O</sub> = 2.5 V or 0.5 V				7						pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .



<sup>‡</sup> On products compliant to MIL-STD-883, Class B, this parameter does not apply.

<sup>§</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>¶</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated