SN54ABT162501, SN74ABT162501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS243D - SEPTEMBER 1992 - REVISED MAY 1997

- Members of the Texas Instruments
 Widebus™ Family
- B-Port Outputs Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers consist of storage elements that can operate either as D-type latches or D-type flip-flops to allow data flow in transparent or clocked modes.

SN54ABT162501 . . . WD PACKAGE SN74ABT162501 . . . DGG OR DL PACKAGE (TOP VIEW)



Data flow in each direction is controlled by output-enable (OEAB and $\overline{\text{OEBA}}$), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and $\overline{\text{OEBA}}$ is active low).

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SN54ABT162501, SN74ABT162501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS243D - SEPTEMBER 1992 - REVISED MAY 1997

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54ABT162501 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT162501 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE†

	INPUTS						
OEAB	LEAB	CLKAB	Α	В			
L	Х	Х	Х	Z			
Н	Н	Χ	L	L			
Н	Н	Χ	Н	Н			
Н	L	\uparrow	L	L			
Н	L	\uparrow	Н	Н			
Н	L	Н	Χ	в ₀ ‡ в ₀ §			
Н	L	L	Χ	В ₀ §			


[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.



[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS243D - SEPTEMBER 1992 - REVISED MAY 1997

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V _O	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT162501 (A port)	96 mA
SN74ABT162501 (A port)	128 mA
B port	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



recommended operating conditions (see Note 3)

				SN54ABT162501		SN74ABT162501	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		8.0	V
VI	Input voltage	0	VCC	0	VCC	V	
la	High-level output current	A port		–24		-32	mΑ
ЮН		B port	4	-12		-12	IIIA
la.	Low lovel output ourrent	A port	200	48		64	mA
lOL	Low-level output current	B port	20,	12		12	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q"	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SN54ABT162501, SN74ABT162501 **18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS243D - SEPTEMBER 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT	162501	SN74ABT162501		LINUT
PAI	RAMEIER	TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -3 mA	2.5			2.5		2.5		
	A	V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		
	A port	V 45V	I _{OH} = -24 mA	2			2				
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		V
VOH		$V_{CC} = 4.5 \text{ V},$	I _{OH} = -1 mA	3.35			3.3		3.35		V
	D. m.a.mt	V _{CC} = 5 V,	I _{OH} = -1 mA	3.85			3.8		3.85		
	B port	V 45V	$I_{OH} = -3 \text{ mA}$	3.1			3		3.1		
		V _{CC} = 4.5 V	I _{OH} = -12 mA	2.6					2.6		
	A north	V 45V	I _{OL} = 48 mA			0.55		0.55			
VOL	A port	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
	B port	V _{CC} = 4.5 V,	I _{OL} = 12 mA			0.8		0.8		8.0	
V _{hys}					100			, la			mV
	Control inputs	Vcc = 21 V to 55 V				±1		±1		±1	
Ιį	A or B ports			707	±20		±20	μΑ			
lozpu [‡]	‡	V _{CC} = 0 to 2.1 V _O = 0.5 V to 2	V, .7 V, OE or OE = X			±50	000	±50	±50		μА
lozpd ²	‡	$V_{CC} = 2.1 \text{ V to } 0,$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} \text{ or } OE = X$				±50	Q	±50		±50	μА
I _{OZH} §		$\frac{\text{V}_{\text{CC}}}{\text{OE}} = 2.1 \text{ V to}$ $\frac{\text{OE}}{\text{OE}} \ge 2 \text{ V or OE}$	5.5 V, V _O = 2.7 V, ≤ ≤ 0.8 V¶			10		10		10	μА
lozL§		$\frac{V_{CC}}{OE} = 2.1 \text{ V to}$ $OE \ge 2 \text{ V or OE}$	$5.5 \text{ V}, \text{ V}_{\text{O}} = 0.5 \text{ V},$ $6.5 \times 10^{-1} \text{ V}$			-10		-10		-10	μА
l _{off}		V _{CC} = 0,	V _I or V _O ≤ 4.5 V			±100				±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ
	A port	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-110	-180	-50	-180	-50	-180	
lo#	B port	$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-25	-55	-90	-25	-90	-25	-90	mA
	A or B ports	V _{CC} = 5.5 V,	Outputs high			3		3		3	
Icc		oorts $V_0 = 0$, Outputs low		36		36		36	mA		
		GND Al = ACC or	Outputs disabled			3		3		3	
ΔICC		V _{CC} = 5.5 V, O Other inputs at	ne input at 3.4 V, V _{CC} or GND			50		50		50	μА
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0$.5 V		9						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This parameter is characterized, but not production tested.

[§] The parameters I_{OZH} and I_{OZL} include the input leakage current. ¶ For V_{CC} between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

[#] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS243D - SEPTEMBER 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

					162501	SN74ABT	UNIT		
				MIN	MAX	MIN	MAX	UNIT	
fclock						0	150	MHz	
. +	Pulse duration	LEAB or LEBA high		3	2	3		20	
t _w †	Pulse duration	CLKAB or CLKBA high or low		3.3	Z	3.3	MAX	ns	
		A before CLKAB↑	A before CLKAB↑			4.3			
	Catum time	B before CLKBA↑	4.3		4.3				
t _{su}	Setup time	A before LEAB↓ or B before LEBA↓		2.5		2.5		ns	
		A before LEAB\$ of B before LEBA\$	CLK low	0 1		1			
	Hold time	A after CLKAB↑ or B after CLKBA↑	er CLKBA↑			0			
t _h	HOIU IIIIIE	A after LEAB↓ or B after LEBA↓		2		2	·	ns	


[†] This parameter is characterized, but not production tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

	_									
PARAMETER	FROM (INPUT)			V _{CC} = 5 V, T _A = 25°C		SN54ABT162501		SN74ABT162501		UNIT
	(INFOT)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			150	200		150		150		MHz
tPLH	A or B	B or A	1.5	2.6	4	1.5	5.1	1.5	4.8	ns
^t PHL		BUIA	2	3.4	5.2	2	6.1	2	5.7	115
^t PLH	LEAB or LEBA	B or A	2	3.3	4.8	2	6.1	2	5.6	ns
^t PHL	LEAD OF LEBA	BULA	2	3.8	5.2	2 4	6.4	2	5.9	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.5	4.7	1.5	6	1.5	5.5	ns
^t PHL	CLKAB OF CLKBA	BUIA	1.5	3.5	4.8	1.5	5.8	1.5	5.3	115
^t PZH	054D 05D4	B or A	1.5	3.4	4.6	21.5	5.6	1.5	5.3	no
tpZL	OEAB or OEBA	BUIA	2	3.8	4.7	2	5.6	2	5.4	ns
^t PHZ	0545 0554	B or A	2	4.5	5.7	2	6.9	2	6.5	ne
t _{PLZ}	OEAB or OEBA	BULK	1.5	3.8	5.3	1.5	6.3	1.5	5.8	ns

SCBS243D - SEPTEMBER 1992 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated