SCBS242D – JUNE 1992 – REVISED MAY 1997

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54ABT16 SN74ABT16		. DL F	
<ul> <li>B-Port Outputs Have Equivalent 25-Ω</li> </ul>			,	
Series Resistors, So No External Resistors	OEAB	$_1 \cup$	56	GND
Are Required	LEAB	2	55	CLKAB
● State-of-the-Art EPIC-IIB <sup>™</sup> BiCMOS Design	A1 [	3	54	B1
Significantly Reduces Power Dissipation	GND [	4	53	GND
● UBT <sup>™</sup> (Universal Bus Transceiver)	A2 [	5	52	B2
Combines D-Type Latches and D-Type	A3 [	6	51	B3
Flip-Flops for Operation in Transparent,	V <sub>CC</sub> [	7	50	V <sub>CC</sub>
Latched, or Clocked Mode	A4 [	8	49	
ESD Protection Exceeds 2000 V Per	A5	9	48	B5
MIL-STD-883, Method 3015; Exceeds 200 V	A6 _	-	47	
Using Machine Model (C = 200 pF, R = 0)	GND		46	
Latch-Up Performance Exceeds 500 mA Per	A7 _		45	
JEDEC Standard JESD-17	A8 _		44	
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>	A9 _		43	
$< 0.8 \text{ V at V}_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	A10		42	
<ul> <li>High-Impedance State During Power Up</li> </ul>	A11 _		41	
and Power Down	A12		40	
			39	
<ul> <li>Flow-Through Architecture Optimizes PCB</li> </ul>	A13 [		38	
Layout	A14	1	37 36	
Package Options Include Plastic 300-mil	A15 [		E .	
Shrink Small-Outline (DL) Package and	V <sub>CC</sub> [ A16 [		35 34	
380-mil Fine-Pitch Ceramic Flat (WD)	A10 L		34	
Package Using 25-mil Center-to-Center	GND		32	
Spacings	A18		32 J 31 J	
description			E .	CLKBA
	LEBA		29	
These 10 bit universal has transposivers combine		20	29 L	

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25- $\Omega$  series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS242D - JUNE 1992 - REVISED MAY 1997

#### description (continued)

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V<sub>CC</sub> through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54ABT162500 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT162500 is characterized for operation from -40°C to 85°C.

				_
	OUTPUT			
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	Х	Z
н	Н	Х	L	L
н	н	Х	Н	н
н	L	$\downarrow$	L	L
н	L	$\downarrow$	Н	н
н	L	н	Х	в <sub>0</sub> ‡
н	L	L	Х	в <sub>0</sub> ‡ в <sub>0</sub> §
±				

#### **FUNCTION TABLE<sup>†</sup>**

<sup>†</sup>A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



SCBS242D - JUNE 1992 - REVISED MAY 1997

logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS242D - JUNE 1992 - REVISED MAY 1997

#### logic diagram (positive logic)



To 17 Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, $V_{O}$	
Current into any output in the low state, I <sub>O</sub> : SN54ABT162500 (A port)	
SN74ABT162500 (A port)	128 mA
B port	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DL package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



## SN54ABT162500, SN74ABT162500 **18-BIT UNIVERSAL BUŚ TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS242D – JUNE 1992 – REVISED MAY 1997

### recommended operating conditions (see Note 3)

		SN54ABT	162500	SN74ABT162500		UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage				4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	Vcc	0	VCC	V
lau	High lovel output ourrept	A port	-	~ -24		-32	<b>~</b> ^
юн	High-level output current	B port	2	-12		_12 mA	mA
la:	Low lovel output ourrept	A port	JUG	48		64	mA
IOL	Low-level output current	B port	20	12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	Q	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS242D - JUNE 1992 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COL	IDITIONS	Т	A = 25°C	;	SN54ABT	162500	) SN74ABT162500		UNIT
F/		TEST COI	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lı = –18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5		
	A port	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = –3 mA	3			3		3		
	A port		I <sub>OH</sub> = -24 mA	2			2				
Vari		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		v
Vон		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	3.35			3.3		3.35		v
	B port	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -1 mA	3.85			3.8		3.85		
	в роп	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	3.1			3		3.1		
		VCC = 4.5 V	I <sub>OH</sub> = -12 mA	2.6					2.6		
	Aport		I <sub>OL</sub> = 48 mA			0.55		0.55			
VOL	A port	V <sub>CC</sub> = 4.5 V	IOL = 64 mA			0.55*				0.55	V
	B port	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.8		0.8		0.8	
V <sub>hys</sub>					100						mV
	Control inputs	$V_{CC} = 0$ to 5.5 V, V	I = V <sub>CC</sub> or GND			±1		〕1		±1	
lj	A or B ports	$V_{CC} = 2.1 V \text{ to } 5.5 V,$ $V_I = V_{CC} \text{ or GND}$				±20		±20		±20	μA
IOZPU	‡ر	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}$	$\sqrt{OE}$ or OE = X			±50	UCY	±50		±50	μΑ
IOZPE	) <sup>‡</sup>	$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 V \text{ to } 2.7 V$	$\sqrt{OE}$ or $OE = X$			±50	PROL	±50		±50	μΑ
<sup>I</sup> OZH <sup>§</sup>	Ì	$V_{CC} = 2.1 \text{ V} \text{ to } 5.5$ $V_{O} = 2.7 \text{ V}, \text{ OE} \ge 2$				10		10		10	μΑ
IOZL <sup>§</sup>		$V_{CC} = 2.1 \text{ V} \text{ to } 5.5$ $V_{O} = 0.5 \text{ V}, \text{ OE} \ge 2$	V, V or OE ≤ 0.8 V¶			-10		-10		-10	μA
loff		V <sub>CC</sub> = 0,	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100				±100	μA
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
. ш	A port			-50	-110	-180	-50	-180	-50	-180	
IO#	B port	V <sub>CC</sub> = 5.5 V,	VO =25.9 V	-25	-55	-90	-25	-90	-25	-90	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			3		3		3	
ICC	A or B ports	$I_{O} = 0,$	Outputs low			36		36		36	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled			3		3		3	
∆ICC		$V_{CC} = 5.5 V$ , One i Other inputs at $V_{CC}$				50		50		50	μA
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 \	/		9						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup> This parameter is characterized, but not production tested.

§ The parameters IOZH and IOZL include the input leakage current.

<sup>¶</sup> For V<sub>CC</sub> between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

<sup>#</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS242D - JUNE 1992 - REVISED MAY 1997

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54ABT	162500	SN74ABT162500		UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	f <sub>clock</sub> Clock frequency					0	150	MHz
		LEAB or LEBA high		2.5	N	2.5		ns
tw	CLKAB or CLKBA high o	CLKAB or CLKBA high or low		3	VIE	3		115
		A before CLKAB↓		3.3	RE	3.3		
		B before CLKBA↓		3.3	ζ	3.3		ns
t <sub>su</sub>	Setup time	A before LEAB↓ or B before LEBA↓	CLK high	let <sub>C</sub>		1		115
A De		CLK low	2.5		2.5			
t <sub>h</sub> Hold time		A after $\overline{\text{CLKAB}}\downarrow$ or B after $\overline{\text{CLKBA}}\downarrow$	A after $\overline{CLKAB}\downarrow$ or B after $\overline{CLKBA}\downarrow$			0		
		A after LEAB↓ or B after LEBA↓		2		2		ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT162500 SN74ABT162500		162500 SN74ABT162500		UNIT	
	(	(661161)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			150	200		150		150		MHz
<sup>t</sup> PLH	A or B	B or A	1.5	2.6	4	1.5	5.1	1.5	4.8	ns
<sup>t</sup> PHL		BUIA	2	3.4	5.2	2	6.1	2	5.7	115
<sup>t</sup> PLH	LEAB or LEBA	B or A	2	3.3	4.8	2	6.1	2	5.6	ns
<sup>t</sup> PHL	LEAD OF LEDA	BUIA	2	3.8	5.2	2 0	6.4	2	5.9	115
<sup>t</sup> PLH		B or A	1.5	3.7	4.9	1.5	6.4	1.5	5.9	ns
<sup>t</sup> PHL	CLKAB or CLKBA	BUA	1.5	3.8	5.2	5	6.4	1.5	6	115
<sup>t</sup> PZH		B or A	1.5	3.4	4.6	1.5	5.6	1.5	5.3	ns
<sup>t</sup> PZL	OEAB or OEBA	BOIA	2	3.8	4.7	2	5.6	2	5.4	115
<sup>t</sup> PHZ		B or A	2	4.5	5.7	2	6.9	2	6.5	200
<sup>t</sup> PLZ	OEAB or OEBA	BUTA	1.5	3.8	5.3	1.5	6.3	1.5	5.8	ns



SCBS242D - JUNE 1992 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated