SN54ABTH162460, SN74ABTH162460 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

 Members of the Texas Instruments Widebus[™] Family 	SN74ABTH1	SN54ABTH162460 WD PACKAGE SN74ABTH162460 DL PACKAGE (TOP VIEW)					
 B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required 	LEAB1		56 0EB1				
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	LEBA [GND [3	54 SEL0 53 GND				
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	LEB1 [LEB2 [6	52] 1B1 51] 1B2				
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 		8	50 V _{CC} 49 1B3				
 High-Impedance State During Power Up and Power Down 	OEB CLKAB GND	10	48 1B4 47 2B1 46 GND				
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	1A [2A [12	45 2B2 44 2B3				
 Flow-Through Architecture Optimizes PCB Layout 	CE_SEL0	14	43 2B4 42 3B1				
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	3A [4A [GND [17	41 3B2 40 3B3 39 GND				
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 	CLKENAB	19	38 3B4 37 4B1				
380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center	CLKENBA	22	36 4B2 35 V _{CC}				
Spacings description	LEB3 [LEB4 [GND [24	34 4B3 33 4B4 32 GND				
		20					

d

The 'ABTH162460 are 4-bit to 1-bit multiplexed registered transceivers used in applications where four separate data paths must be multiplexed onto or demultiplexed from a single include data path. Typical applications multiplexing and/or demultiplexing of address and information microprocessor data in or bus-interface applications. This device also is useful in memory-interleaving applications.

Five 4-bit I/O ports (1A–4A, 1B1–4, 2B1–4, 3B1–4, and 4B1–4) are available for address and/or data transfer. The output-enable (OEB, OEB1–OEB4, and OEA) inputs control the bus-transceiver functions. These control signals also allow 4-bit or 16-bit control, depending on the \overline{OEB} level.

OEA 26

LEAB3 27

LEAB4 28

31 SEL1

30 OEB3

29 OEB4



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1997, Texas Instruments Incorporated

SCBS241E – FEBRUARY 1993 – REVISED MAY 1997

description (continued)

Address and/or data information can be stored using the internal storage latches/flip-flops. The latch-enable (LEB1–LEB4, LEBA, and LEAB1–LEAB4) and clock/clock-enable (CLK/CLKEN) inputs are used to control data storage. When either one of the latch-enable inputs is high, the latch is transparent (clock is a don't care as long as the latch enable is high). When the latch-enable input goes low (providing that the clock does not transit from low to high), the data present at the inputs is latched and remains latched until the latch-enable input is returned high. When the clock enable is low and the corresponding latch enable is low, data can be clocked on the low-to-high transition of the clock. When either the clock enable or the corresponding latch enable is high, the clock is a don't care.

Four select (SEL0, SEL1, CE_SEL0, and CE_SEL1) pins are provided to multiplex data (A port), or to select one of four clock enables (B port). This allows the user the flexibility of controlling one bit at a time.

The B-port outputs, which are designed to sink up to 12 mA, include equivalent $25 \cdot \Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162460 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH162460 is characterized for operation from -40°C to 85°C.

Function Tables

A-TO-B OUTPU	IT ENABLE [†]
--------------	------------------------

INP	UTS	OUTPUT
OEB	OEBn	Bn
Н	Н	Z
н	L	Z
L	н	Z
L	L	Active
t_{n-12}	34	

† n = 1, 2, 3, 4

A-TO<u>-B</u> STORAGE (assuming OEB = L, OEBn = L)[‡]

			INPUTS					OUTPUTS			
CLKENAB	CE_SEL1	CE_SEL0	CLKAB	LEAB1	LEAB2	LEAB3	LEAB4	B1	B2	B3	B4
Х	Х	Х	H or L	Н	L	L	L	А	A ₀	A ₀	A ₀
Х	Х	Х	H or L	Н	Н	Н	L	А	А	А	A ₀
L	Х	Х	L	L	L	L	L	A ₀	A ₀	A ₀	A ₀
L	L	L	\uparrow	L	L	L	L	А	A ₀	A ₀	A ₀
L	L	Н	\uparrow	L	L	L	L	A ₀	А	A ₀	A ₀
L	Н	L	\uparrow	L	L	L	L	A ₀	A ₀	А	A ₀
L	Н	н	\uparrow	L	L	L	L	A ₀	A ₀	A ₀	А
н	Х	Х	\uparrow	L	L	L	L	A ₀	A ₀	A ₀	A ₀

[‡] This table does not cover all the latch-enable cases since they have similar results.



SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

Function Tables (Continued)

		l	B-TO-A (before	STORAG point P				
			INPUTS	S				Р
CLKENB	CLKBA	LEB1	LEB2	LEB3	LEB4	SEL1	SEL0	P
Х	Х	Н	L	L	L	L	L	B1
Х	Х	L	Н	L	L	L	Н	B2
Х	Х	L	L	н	L	н	L	B3
Х	Х	L	L	L	Н	Н	Н	B4
						L	L	B1
	Ŷ			,	L	L	Н	B2
	I	L	L	L	LL	н	L	B3
						Н	Н	B4
						L	L	в1 ₀ †
					L	L	Н	в2 ₀ †
	L	L	L	L	L	н	L	вз ₀ †
	-					Н	Н	в4 ₀ †

[†] Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE (after point P)

	INF	UTS			OUTPUT
CLKENBA	CLKBA	LEBA	OEA	В	Α
Х	Х	Х	Н	Х	Z
Х	Х	н	L	L	L
Х	Х	н	L	Н	н
н	Х	L	L	Х	A0 [†]
L	Ŷ	L	L	L	L
L	\uparrow	L	L	Н	н
L	L	L	L	Х	A0 [†]

[†] Output level before the indicated steady-state input conditions were established



SCBS241E – FEBRUARY 1993 – REVISED MAY 1997

logic diagram (positive logic)





SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABTH162460 (A port) SN74ABTH162460 (A port) B port	0.5 V to 7 V 0.5 V to 5.5 V
Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Package thermal impedance, θ_{JA} (see Note 2): DL package Storage temperature range, T_{stg}	–50 mA 74 °C/W

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54	ABTH16	2460	SN74	ABTH16	2460	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage					2			V
VIL	Low-level input voltage	Low-level input voltage		4	0.8			0.8	V
VI	Input voltage		0	Ē	Vcc	0		VCC	V
lau	High lovel output ourrent	A port		2	-24			-32	mA
ЮН	IOH High-level output current	B port		(c)	-12			-12	ША
		A port		20,	48			64	mA
^I OL	Low-level output current	B port	2		12			12	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.



SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO		SN54ABTH162460			SN74ABTH162460				
P	ARAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNII	
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	V	
		V _{CC} = 5 V,	I _{OH} = –3 mA	3	3.4		3	3.4			
	A port		I _{OH} = –3 mA	2.5	3						
		V _{CC} = 4.5 V	I _{OH} = -32 mA				2	2.7			
Vон		V _{CC} = 5 V,	$I_{OH} = -1 \text{ mA}$	3.8	4.2		3.85			V	
	Draat		I _{OH} = -1 mA	3.3	3.7		3.35				
	B port	V _{CC} = 4.5 V	I _{OH} = -3 mA	3	3.6		3.1				
			I _{OH} = -12 mA				2.6				
	A port	V _{CC} = 4.5 V	I _{OL} = 24 mA		0.25	0.55					
VOL	Apon	VCC = 4.3 V	I _{OL} = 64 mA					0.3	0.55	V	
VOL	B port	$V_{CC} = 4.5 V$ $I_{OL} = 8 mA$	I _{OL} = 8 mA		0.4	0.8		0.4	0.65	v	
	вроп	VCC = 4.3 V	I _{OL} = 12 mA					0.5	0.8		
V _{hys}					100			100		mV	
Control inputs		V _{CC} = 0 to 5.5 V,	$V_I = V_{CC} \text{ or } GND$	±1				±1	μA		
lı –	A or B ports	V _{CC} = 2.1 V to 5.5 V,	$V_I = V_{CC} \text{ or } GND$		Ē	±20			±20	μΛ	
	A or P porto	V _{CC} = 5.5 V,	V _I = 0.8 V	75	2	500	75		500	μΑ	
l(hold)	A or B ports	V _{CC} = 4.5 V,	V _I = 2 V	-75	Ċ,	-500	-75		-500		
	A port	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	0 –110	-180	-50		–180		
10‡	B port	V _{CC} = 5.5 V	V _O = 2.5 V	-25	-55	-90	-25		-90	mA	
	вроп	VCC = 5.5 V	V _O = 0	-50	-110	-180	-50		-180		
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50			50	μA	
loff		V _{CC} = 0,	VI or VO \leq 4.5 V			±100			±100	μA	
IOZPU [§]	3	$V_{CC} = 0$ to 2.1 V, $V_{O} =$	0.5 V to 2.7 V, $\overline{OE} = X$			±50			±50	μA	
IOZPD [§]	3	V_{CC} = 2.1 V to 0, V_{O} =	0.5 V to 2.7 V, $\overline{OE} = X$			±50			±50	μA	
	Outputs high					1.5		0.7	1.5		
	A port low	V _{CC} = 5.5 V, Outputs of	nen			10		6	10	mA	
ICC	B port low					32		18	32	117A	
	Outputs disabled				1.5		0.7	1.5			
∆ICC¶		$V_{CC} = 5.5 V$, One input Other inputs at V_{CC} or C				1			1	mA	
Ci	Control inputs	VI = 2.5 V or 0.5 V			3.5			3.5		pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V			8			8		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This parameter is characterized but not production tested.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)

				V _{CC} = T _A = 2	= 5 V, 25°C	SN54ABTH	1162460	SN74ABTH	162460	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ency		0	160	0	160	0	160	MHz
		CLKAB high or low		3.8		3.8		3.8		
		CLKBA high or low	4.5		4.5		4.5			
tw	Pulse duration	LEAB1, 2, 3, or 4 high	2.8		2.8		2.8		ns	
	duration	LEBA high		2.8		2.8		2.8		
		LEB1, 2, 3, or 4 high		3		3		3		
			A bus	2.5		2.5		2.5		
		Before CLKAB↑	CE_SEL0/1	3.2		3.2		3.2		
			CLKENAB	3.2		3.2		3.2		
t _{su} Setup time	Before LEAB1, 2, 3, or $4\downarrow$	A bus	3.6		3.6		3.6			
		B bus	3.8		3.8	N	3.8			
		CLKENB	2.3		2.3	VIE VIE	2.3			
	Before CLKBA↑	CLKENBA	2.5		2.5	2	2.5		ns	
			LEB1, 2, 3, or 4	4.3		4.3		4.3		
			SEL0/1	4.5		4.5		4.5		
		Before LEB1, 2, 3, or $4\downarrow$	B bus	3.2		3.2		3.2		
			B bus	4		Q 4		4		
		Before LEBA↓	LEB1, 2, 3, or 4	4.4		4.4		4.4		
			SEL0/1	4.3		4.3		4.3		
			A bus	0.5		0.5		0.5		
		After CLKAB↑	CE_SEL0/1	1.1		1.1		1.1		
			CLKENAB	0.5		0.5		0.5		
		After LEAB1, 2, 3, or $4\downarrow$	A bus	1.2		1.2		1.2		
			B bus	1.3		1.3		1.3		
^t h	Hold time	After CLKBA↑	CLKENB	1		1		1		ns
			CLKENBA	1		1		1		
			SEL0/1	0		0		0		
		After LEB1, 2, 3, or $4\downarrow$	B bus	1.5		1.5		1.5		
		After LEBA↓	B bus	0.4		0.4		0.4		
			SEL0/1	0.1		0.1		0.1		



SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC TA	V _{CC} = 5 V, T _A = 25°C			162460	SN74ABTH	162460	UNI
	(INPUT)	(001201)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			160			160		160		MHz
^t PLH	P	٨	2	3.6	5.9	2	7.1	2	6.5	
^t PHL	В	A	2	3.5	5.8	2	6.8	2	6.5	ns
^t PZH	054	А	1.5	2.8	4.8	1.5	5.9	1.5	5.6	
^t PZL	OEA	A	1.5	2.6	4.8	1.5	5.7	1.5	5.5	ns
^t PHZ	OEA	А	2	3.8	5.3	2	6	2	5.9	
^t PLZ	OEA	A	1.5	4	6.1	1.5	7	1.5	6.5	ns
^t PLH	A	В	2	3.3	5.5	2	6.5	2	6.2	
^t PHL	A	В	2	3.7	5.8	2	6.8	2	6.5	ns
^t PZH	055	В	2	3.9	5.8	2	7.1	2	6.8	
^t PZL	OEB	В	2	3.7	5.6	2	6.6	1.5	6.3	ns
^t PHZ	055	P	2	4	5.6	2	6.4	2	6.2	-
^t PLZ	OEB	В	2	3.7	5.2	2	6.1	2	5.8	ns
^t PZH		D	2	3.7	5.8	2,2	6.8	2	6.6	
^t PZL	OEB1, 2, 3, 4	В	2	3.5	5.4	2	6.4	2	6.2	ns
^t PHZ		В	1.5	3.3	4.8	ð.5	5.4	1.5	5.3	
^t PLZ	OEB1, 2, 3, 4	в	1.5	3.1	4.4	Q 1.5	5.1	1.5	4.9	ns
^t PLH		٨	1.5	4.2	6.7	1.5	8.1	1.5	7.4	
^t PHL	CLKBA	A	1.5	4.4	6.9	1.5	8.4	1.5	7.7	ns
^t PLH	CLKAD		2	3.5	5.8	2	6.9	2	6.5	
^t PHL	CLKAB	В	2	3.7	6	2	7	2	6.5	ns
^t PLH		٨	1.5	3	5.2	1.5	6.3	1.5	5.8	
^t PHL	LEBA	A	1.5	3	5	1.5	6.3	1.5	5.8	ns
^t PLH	LEAB1, 2, 3, 4	В	2	3.4	5.4	2	6.5	2	6.2	
^t PHL	LEAD 1, 2, 3, 4	D	2	3.6	5.7	2	6.3	2	6.2	ns
^t PLH		Δ	2	4	6.5	2	7.8	2	7.2	
^t PHL	LEBA1, 2, 3, 4	A	2	4	6.1	2	7.5	2	6.8	ns
^t PLH	051	٨	2	4.1	6.7	2	8.1	2	7.5	
^t PHL	SEL	A	2	3.8	6.2	2	7.3	2	6.9	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABTH162460, SN74ABTH162460 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS SCBS241E – FEBRUARY 1993 – REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. All input puises are supplied by generators naving the following characteristics: PRR \leq 10 MHz, ZO = 50.02, t_f \leq 2.5 ns, t_f \leq 2.5 ns

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated