SN54ABTH162260, SN74ABTH162260 **12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES** WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D - JUNE 1992 - REVISED MAY 1997

 Members of the Texas Instruments Widebus[™] Family 	SN74ABTH16	2260	WD PACKAGE DL PACKAGE
 B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required 			5 OE2B
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 	2B3 GND	3 54	4 2B4 3 GND
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	2B2 2B1 V _{CC}	6 5 [.]	2 285 1 286 0 V _{CC}
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	A1 L A2 L	9 48	9 2B7 3 2B8
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	A3 [GND [A4 [11 40	7 2B9 6 GND 5 2B10
 High-Impedance State During Power Up and Power Down 	A5 [13 44	4 2B11 3 2B12
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 		15 42	2 1B12 1 1B12
 Flow-Through Architecture Optimizes PCB Layout 	A9 [GND [17 40	0 1B10 9 GND
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown 	A10 [A11 [20 3	3] 1B9 7] 1B8
 Resistors Package Options Include Plastic 300-mil 	V _{CC}	22 3	5 1B7 5 V _{CC}
Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD)	1B1 [1B2 [GND [24 33	4] 1B6 3] 1B5 2] GND
Package Using 25-mil Center-to-Center Spacings	GND L 1B3 L LE2B [26 3 [.]	2 GND 1 1B4 0 LEA1B
description	SEL		OE1B

description

The 'ABTH162260 are 12-bit to 24-bit multiplexed D-type latches used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices are also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ($\overline{OE1B}$, $\overline{OE2B}$, and \overline{OEA}) inputs control the bus-transceiver functions. The $\overline{OE1B}$ and $\overline{OE2B}$ control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B-port outputs, which are designed to sink up to 12 mA, include equivalent 25-Ω series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters



Copyright © 1997, Texas Instruments Incorporated

SN54ABTH162260, SN74ABTH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D – JUNE 1992 – REVISED MAY 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162260 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH162260 is characterized for operation from -40°C to 85°C.

Function Tables


	B TO A (OEB = H)								
	INPUTS								
1B	2B	SEL	LE1B	LE2B	OEA	Α			
н	Х	Н	Н	Х	L	Н			
L	Х	н	н	Х	L	L			
х	Х	н	L	Х	L	A ₀			
х	Н	L	х	Н	L	Н			
х	L	L	х	Н	L	L			
х	Х	L	Х	L	L	A ₀			
Х	Х	Х	Х	Х	Н	Z			

A TO B (OEA = H)										
		INPUTS			OUTI	PUTS				
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B				
Н	Н	Н	L	L	Н	Н				
L	Н	Н	L	L	L	L				
н	н	L	L	L	н	2B0				
L	н	L	L	L	L	2B0				
н	L	Н	L	L	1B ₀	н				
L	L	Н	L	L	1B ₀	L				
Х	L	L	L	L	1B ₀	2B ₀				
Х	Х	Х	н	н	Z	Z				
Х	Х	Х	L	Н	Active	Z				
Х	Х	Х	Н	L	Z	Active				
Х	Х	Х	L	L	Active	Active				

A TO B $(\overline{OEA} = H)$



SCBS240D - JUNE 1992 - REVISED MAY 1997



logic diagram (positive logic)

To 11 Other Channels



SCBS240D - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABTH162260 (A port)	0.5 V to 7 V 0.5 V to 5.5 V
SN74ABTH162260 (A port)	128 mA
B port	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DL package	74°C/W
Storage temperature range, T _{stg}	. –65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

		SN54ABTH	1162260	SN74ABTH	162260	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	N	2		V
VIL	Low-level input voltage		8.0		0.8	V	
VI	Input voltage	0	Vcc	0	VCC	V	
IОН	High-level output current		1	^ر –24		-32	mA
	Low-level output current	A port	NCC	48		64	mA
IOL		B port	202	12		12	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCBS240D - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			Γ _A = 25°0	>	SN54ABTH	162260	SN74ABTH162260		UNIT
		TESTC	TEST CONDITIONS		TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
		V _{CC} = 4.5 V, I _I = -18 mA -1.2			-1.2	-1.2		V			
		V _{CC} = 4.5 V,	I _{OH} = –3 mA	2.5			2.5		2.5		
VOH		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		
			I _{OH} = -24 mA	2			2				V
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		
			I _{OL} = 48 mA			0.55		0.55			
VOL	A port	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
	B port	1	I _{OL} = 12 mA			0.8		0.8		0.8	
V _{hys}			•		100						mV
	Control inputs	$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or G				±1		±1		±1	
łı	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$		$V_{00} = 21 V_{10} 55 V_{10}$			±20	±20		μΑ	
l(hold)	A or B ports	V _{CC} = 4.5 V	$V_{I} = 0.8 V$ $V_{I} = 2 V$					ENE	100 -100		μA
I _{OZPU} ‡	:	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$	V,			±50	CY S	±50	100	±50	μA
I _{OZPD} ‡	:	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to}$	0 0, 2.7 V, OE = X			±50	AOO	±50		±50	μA
I _{OZH} §		$V_{CC} = 2.1 \text{ V}_{CC}$ $V_{O} = 2.7 \text{ V}, \overline{OB}$	5.5 V, ≥ 2 V			10	1	10		10	μΑ
IOZL§		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OF}}$	o 5.5 V, ≥ 2 V			-10		-10		-10	μΑ
l _{off}	-	$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100				±100	μΑ
ICEX	Outputs high	$V_{CC} = 5.5 V,$	V _O = 5.5 V			50		50		50	μΑ
۱0¶		$V_{CC} = 5.5 V,$	V _O = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA
	Outputs high					1.5		1.5		1.5	
Icc	Outputs low	$V_{CC} = 5.5 V, I_{c}$				63		63		63	mA
	Outputs disabled	VI = V _{CC} or G	ND			1		1		1	
∆ICC [#]		V _{CC} = 5.5 V, 0 Other inputs at	Dne input at 3.4 V, V _{CC} or GND			1		1.5		1	mA
Ci		V _I = 2.5 V or 0	.5 V		3						pF
Co		$V_{0} = 2.5 \text{ V or}$	0.5 V		11.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] This parameter is characterized but not tested.

 $\$ The parameters I_{OZH} and I_{OZL} include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS240D - JUNE 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = T _A = 2	= 5 V, 25°C	SN54ABTH162260	SN74ABTH	162260	UNIT
		MIN	MAX	MIN 🔍 MAX	MIN	MAX	
tw	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3	3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B \downarrow	1.5		1.5	1.5		ns
th	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B \downarrow	1		21	1		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$, SN54ABTH162260 SN74ABTH162260 $T_A = 25^{\circ}C$ SN54ABTH162260 SN74ABTH162260				1162260	UNIT		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	А	в	1.4	3.6	5.2	1.4	6.3	1.4	6.1	
^t PHL	A	В	2.7	4.8	6.4	2.7	7.4	2.7	7.1	ns
^t PLH	В	А	1.6	3.6	5.2	1.6	6.4	1.6	6	ns
^t PHL	в	~	1.7	3.8	5.5	1.7	6.5	1.7	6.2	115
^t PLH	LE	А	1.8	3.9	5.3	1.8	6.6	1.8	6.3	ns
^t PHL	LE	~	2.3	4.1	5.4	2.3	6.1	2.3	5.8	115
^t PLH	LE	В	1.6	3.7	5.4	1.6	6.4	1.6	6.1	ns
^t PHL	LE	В	2.8	4.9	6.4	2.8	7.5	2.8	7.1	115
^t PLH	SEL (1B)	А	1.5	3.6	5	1.5	5.9	1.5	5.6	ns
^t PHL	SEE (TB)	A	1.8	3.5	4.8	1.8	5.2	1.8	5	115
^t PLH	SEL (2B)	А	1.2	3.6	5.1	1,2	6.5	1.2	6.3	ns
^t PHL	5EE (2D)	~	1.7	4	5.5	× 1.7	6.5	1.7	6.2	115
^t PZH	ŌĒ	А	1.1	3.5	5.2	1.1	6.5	1.1	6.3	ns
^t PZL	OE	~	2.1	4.2	5.7	2.1	6.6	2.1	6.5	115
^t PZH	OE	В	1	3.4	4.9	1	6.4	1	6.3	50
^t PZL	UE	D	2.9	5.5	6.8	2.9	8.3	2.9	8.2	ns
^t PHZ		А	2.5	4.5	5.9	2.5	6.9	2.5	6.7	ns
^t PLZ	OE	~	1.8	3.4	4.8	1.8	5.6	1.8	5.2	115
^t PHZ	ŌĒ	В	2.1	4.4	5.7	2.1	7.7	2.1	7.5	ns
^t PLZ	UE	D	1.7	3.9	5.4	1.7	6.3	1.7	6.2	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS240D - JUNE 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated