SN54ABT162245, SN74ABT162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS239D - MARCH 1993 - REVISED JANUARY 1997

- Members of the Texas Instruments
 Widebus™ Family
- A-Port Outputs Have Equivalent 25-Ω
 Series Resistors, So No External Resistors
 Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Lavout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT162245 are 16-bit noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

SN54ABT162245... WD PACKAGE SN74ABT162245... DGG OR DL PACKAGE (TOP VIEW)



These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT162245 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS239D - MARCH 1993 - REVISED JANUARY 1997

FUNCTION TABLE (each 8-bit section)

	-							
INP	UTS	OPERATION						
ŌĒ	DIR	OPERATION						
L	L	B data to A bus						
L	Н	A data to B bus						
Н	Χ	Isolation						


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	. −0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	_0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT162245 (B port)	96 mA
SN74ABT162245 (B port)	128 mA
SN54/74ABT162245 (A port)	30 mA
Input clamp current, $I_{ K }(V_{ C } < 0)$	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{sta} –	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

			SN54ABT	162245	SN74ABT162245		UNIT	
			MIN	MAX	MIN	MAX	UNII	
V _{CC} Supply voltage				5.5	4.5	5.5	V	
V _{IH} High-level input voltage					2		V	
V _{IL} Low-level input voltage				0.8		0.8	V	
٧ı	V _I Input voltage				0	VCC	V	
lou	High-level output current	B port		-24		-32	mA	
ЮН	righ-level output current	A port		-12		-12	IIIA	
la.	Low lovel output ourrent	B port		48		64	mA	
IOL	Low-level output current	A port		12		12	IIIA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
T _A Operating free-air temperature			-55	125	-40	85	°C	

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABT162245, SN74ABT162245 **16-BIT BUS TRAŃSCEIVERS WITH 3-STATE OUTPUTS**

SCBS239D - MARCH 1993 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT162245		SN74ABT162245		UNIT	
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 5 V$,	$I_{OH} = -1 \text{ mA}$	3.8			2.5		2.5			
	A nort		$I_{OH} = -1 \text{ mA}$	3.3			3		3			
	A port	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	3.1			3		3.1			
\ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\}			I _{OH} = -12 mA	2.6*					2.6			
VOH		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
	B port		$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
	Броп	V _{CC} = 4.5 V	I _{OH} = -24 mA				2					
			$I_{OH} = -32 \text{ mA}$	2*					2			
	A port		I _{OL} = 12 mA			0.8		0.8		8.0		
VOL B port Vhys Control	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.45		0.45		0.45	V		
	Броп		I _{OL} = 64 mA			0.55*				0.55		
V _{hys}					100						mV	
l _l	Control inputs	V _{CC} = 5.5 V, V _I = V	CC or GND			±1		±1		±1	μA	
'	A or B ports	1 "				±20		±20		±20	·	
IOZH§		V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μА	
l _{OZL} §		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10		-10		-10	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА	
. •	A port	.,,	V 55V)/ OF)/	-25	-50	-100‡	-25	-90	-25	-100	Δ
Io¶	B port	V _{CC} = 5.5 V,	VO =255 ∨	-50	-100	-180	-50	-180	-50	-180	mA	
		v _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	Outputs high			2		2		2	mA	
Icc	A or B ports		Outputs low			32		32		32		
			Outputs disabled			2		2		2		
ΔI _{CC} #	Data inputs	Pata inputs	Outputs enabled			1		2		2		
			Outputs disabled			0.05		1		0.05	mA	
	Control inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5		
Ci		V _I = 2.5 V or 0.5 V			3						pF	
C _{io}		V _O = 2.5 V or 0.5 V			6						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This limit applies only to the SN74ABT162245.

[§] The parameters IOZH and IOZL include the input leakage current.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


SN54ABT162245, SN74ABT162245 **16-BIT BUŚ TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS239D - MARCH 1993 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT162245		SN74ABT162245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	_	В	1	2.2	3.4	1	4.1	1	3.9	ns
^t PHL	Α		1	2.3	3.7	1	4.4	1	4.2	
^t PLH	В	А	1	2.7	4.1	1	4.9	1	4.6	ns
^t PHL	В	A	1.5	3.1	4.6	1.5	5.2	1.5	5.1	
^t PZH		В	1	3.6	5.2	1	6.4	1	6.3	ns
tPZL	ŌĒ	Б	1	3.7	5.4	1	6.5	1	6.4	
^t PHZ	ŌĒ		2	4.4	5.8	2	6.4	2	6.3	
t _{PLZ}		В	1.5	3.3	4.7	1.5	5.6	1.5	5.2	ns
^t PZH	ŌĒ	ŌĒ A	1.5	4.1	6	1.5	7.2	1.5	7.1	ns
^t PZL			1.5	4.3	6.1	1.5	7.3	1.5	7	
^t PHZ	ŌĒ	Δ.	2	4.5	6.1	2	6.8	2	6.6	
t _{PLZ}	UE	А	1.5	3.7	5.1	1.5	6.1	1.5	5.7	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$, $t_f \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated