SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS238D - JUNE 1992 - REVISED MAY 1997

- **Members of the Texas Instruments** *Widebus* ™ Family
- Output Ports Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

The 'ABT162244 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide noninverting outputs and symmetrical active-low outputenable (OE) inputs.

SN54ABT162244 . . . WD PACKAGE SN74ABT162244 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162244 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT162244 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS238D - JUNE 1992 - REVISED MAY 1997

FUNCTION TABLE (each 4-bit buffer)

INPU	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, IO	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS238D – JUNE 1992 – REVISED MAY 1997

recommended operating conditions (see Note 3)

				162244	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH High-level input voltage		2		2		V	
V _{IL}	/IL Low-level input voltage			0.8		8.0	V
VI	Input voltage		0	VCC	0	Vcc	V
ЮН	IOH High-level output current			-12		-12	mA
loL	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	CC Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS238D - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT	162244	SN74ABT162244		UNIT	
PAI	RAMETER	TEST CON	DITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	3.35			3.35		3.35			
VOH	$V_{CC} = 5 V$,	$I_{OH} = -1 \text{ mA}$	3.85			3.85		3.85		V		
VОН		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	3.1			3.1		3.1		·	
		VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.6*					2.6			
VOL		V _{CC} = 4.5 V	I _{OL} = 8 mA		0.4	0.8		0.8		0.65	V	
VOL		VCC = 4.5 V	I _{OL} = 12 mA							8.0	V	
V_{hys}					100						mV	
lį		$V_{CC} = 0 \text{ to } 5.5 \text{ V, V}_{I}$	= V _{CC} or GND			±1		±1		±1	μΑ	
lozpu [‡]	:	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50		±50	μΑ	
l _{OZPD} ‡	:	V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V, OE = X				±50		±50		±50	μΑ	
lozh		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10		10		10	μΑ	
l _{OZL}		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$				-10		-10		-10	μΑ	
l _{off}		$V_{CC} = 0$, V_I or $V_O \le 4.5$ V				±100				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Ouptputs high			50		50		50	μΑ	
ΙΟ§		V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA	
		V _{CC} = 5.5 V,	Outputs high			2		2		2		
Icc		$I_{O}=0$,				30		30		30	mA	
	-	$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2		
		One input at 3.4 V,	Outputs enabled			50		50		50		
ΔI _{CC} ¶	Data Inputs		' Other inputs at	Outputs disabled			50		50		50	μΑ
	Control inputs	V _{CC} = 5.5 V, One in Other inputs at V _{CC}				50		50		50		
Ci		V _I = 2.5 V or 0.5 V			3						pF	
Co				8						pF		

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at V_{CC} = 5 V. ‡ This parameter is characterized, but not production tested.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS238D - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT) (TO (OUTPUT)	V _C	CC = 5 V A = 25°C	', ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	А		1	2.5	3.6	1	4.1	ns
^t PHL		1	1	3.1	4.7	1	5.3	115
^t PZH	ŌĒ		1	3.2	4.8	1	5.6	ns
^t PZL	OE	1	1	3.2	4.7	1	5.5	115
^t PHZ	ŌĒ		1	3.2	5.3	1	6.3	nc
t _{PLZ}	UE	1	1	3.1	4.6	1	4.9	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, }	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	А	V	1	2.5	3.2	1	3.9	20
t _{PHL}		1	1	3.1	4	1	4.8	ns
^t PZH	ŌĒ	V	1	3.2	4.2	1	5.4	20
^t PZL		1	1	3.2	4.1	1	5.1	ns
t _{PHZ}	ŌĒ	V	1	3.2	4	1	4.6	20
^t PLZ		1	1	3.1	3.9	1	4.5	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated