
#### SN54ABTH32543, SN74ABTH32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS230F – JUNE 1992 – REVISED MAY 1997

- Members of the Texas Instruments *Widebus+*<sup>™</sup> Family
- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Released as DSCC SMD 5962-9557801NXD

- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include 100-Pin Plastic Thin Quad Flat (PZ) Package With 14 × 14-mm Body Using 0.5-mm Lead Pitch and Space-Saving 100-Pin Ceramic Quad Flat (HS) Package<sup>†</sup>



ABTH32543 ... PZ PACKAGE

<sup>†</sup> The HS package is not production released.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS230F - JUNE 1992 - REVISED MAY 1997

#### (TOP VIEW) <u>m</u> M M CEBA OEBA LEBA <u>LEAE</u> OEAI CEAI 1A1 CEE 182 184 185 GND 1A4 1A3 1A2 S Bg à 1A6 🗆 80 🗆 1B7 1 1A7 🗆 🗆 1B8 2 79 1A8 🗆 🗆 1B9 3 78 1A9 🗆 4 77 🗆 1B10 1A10 🗆 5 76 🗆 GND GND 🗆 6 75 🗆 1B11 1A11 🗆 7 74 🗆 1B12 1A12 🗆 8 73 🗆 1B13 1A13 🗆 72 9 🗆 1B14 1A14 🗆 71 □ GND 10 GND [ 11 70 □ 1B15 1A15 🗆 12 69 □ 1B16 1A16 🗆 13 68 1B17 1A17 🗆 14 67 🗆 1B18 1A18 🗆 □ V<sub>CC</sub> 15 66 Vcc 🗆 🗆 2B1 16 65 2A1 🗆 □ 2B2 17 64 2A2 🗆 🗆 2B3 63 18 2A3 🗆 62 🗆 2B4 19 2A4 🗆 🗆 GND 61 20 GND 21 60 🗆 2B5 2A5 🛛 22 🗆 2B6 59 2A6 🛛 23 58 🗆 2B7 2A7 🛛 24 🗆 2B8 57 2A8 🗆 25 🗆 GND 56 🗆 2B9 GND 26 55 🗆 2B10 2A9 🗆 27 54 🗆 2B11 2A10 🗆 28 53 2A11 🗆 29 🗆 2B12 52 2A12 🗆 2B13 30 51 2B14 GND

SN54ABTH32543 . . . HS PACKAGE<sup>†</sup>

<sup>†</sup> For HS package availability, please contact the factory or your local TI Field Sales Office.

#### description

The 'ABTH32543 are 36-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. These devices can be used as two 18-bit transceivers or one 36-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs.



#### description (continued)

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH32543 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABTH32543 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	(each 18-bit section)									
	INPU	JTS		OUTPUT						
CEAB	LEAB	OEAB	Α	В						
Н	Х	Х	Х	Z						
х	Х	Н	Х	Z						
L	н	L	Х	в <sub>0</sub> ‡						
L	L	L	L	L						
L	L	L	Н	Н						

**FUNCTION TABLE<sup>†</sup>** 


<sup>†</sup> A-to-B data flow is shown; <u>B-to-A flow control is the</u> same except that it uses CEBA, LEBA, and OEBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established



SCBS230F - JUNE 1992 - REVISED MAY 1997

### logic diagram (positive logic)



Pin numbers shown are for the PZ package.



SCBS230F - JUNE 1992 - REVISED MAY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54ABTI	H32543	SN74ABTH32543		UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	ly voltage				5.5	V
VIH	High-level input voltage				2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	VCC	0	VCC	V	
Iон	High-level output current		-24		-32	mA	
IOL	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.



SCBS230F - JUNE 1992 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54	SN54ABTH32543			SN74ABTH32543			
		IESI CC	INDITIONS	ΜΙΝ ΤΥΡ <sup>†</sup> ΜΑΧ		MIN	TYP†	MAX	UNIT		
VIK		V <sub>CC</sub> = 4.5 V,			-1.2			-1.2	V		
VOH		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 3 mA	2.5			2.5				
		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = – 3 mA	3			3			V	
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 24 mA	2							
		I <sub>OH</sub> = - 32 mA		2							
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55			0.55	v	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA						0.55		
V <sub>hys</sub>					100			100		mV	
	Control inputs	V <sub>CC</sub> = 0 to 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$						±1	μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$						±20		
Ι	Control inputs	V <sub>CC</sub> = 5.5 V,				±1					
	A or B ports	VCC = 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$			±20					
1.a	A or B porto		V <sub>I</sub> = 0.8 V				100				
II(hold) A or B ports		V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 2 V				-100			μA	
lozpu‡	ŧ	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0$	0.5 V to 2.7 V, OE = X			±50			±50	μA	
IOZPD <sup>‡</sup>	ţ	$V_{CC} = 2.1 V \text{ to } 0, V_{O} = 0$	0.5 V to 2.7 V, OE = X			±50			±50	μA	
loff		$V_{CC} = 0,$	VI or VO $\leq 4.5$ V						±100	μA	
ICEX		$V_{CC} = 5.5 \text{ V}, \text{ V}_{O} = 5.5 \text{ V}$	Outputs high			50			50	μA	
۱ <sub>0</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-100	-180	mA	
			Outputs high			3			3		
ICC		$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$ V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs low			20			20	0 mA	
			Outputs disabled			2			2	2	
∆ICC¶		$V_{CC} = 5.5 V$ , One input a Other inputs at $V_{CC}$ or G				1			1	mA	
Ci	Control inputs	V <sub>1</sub> = 2.5 V or 0.5 V			3.5			3.5		pF	
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9.5			9.5		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>This parameter is specified by characterization.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C <sup>#</sup>	SN54ABTI	132543	SN74ABTH	132543	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tw	t <sub>w</sub> Pulse duration, LEAB or LEBA low		3.3		3.3		3.3		ns
	Satur time	Data before LEAB↑ or LEBA↑	2.1		2.6		2.1		
t <sub>su</sub>	Setup time	Data before CEAB↑ or CEBA↑	1.7		2		1.7		ns
4	Hold time	Data after LEAB↑ or LEBA↑	0.6		1.1		0.6		
t <sub>h</sub> Hold time	Data after CEAB↑ or CEBA↑	0.9		1.2		0.9		ns	

<sup>#</sup> These limits apply only to the SN74ABTH32543.



## SN54ABTH32543, SN74ABTH32543 **36-BIT REGISTERED BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS230F – JUNE 1992 – REVISED MAY 1997


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	-		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C†		SN54ABTH32543		SN74ABTH32543		UNIT
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1	3.5	5.2	0.5	6.3	1	5.9	ns
<sup>t</sup> PHL		BUA	1	3.5	5.1	0.5	5.9	1	5.7	
<sup>t</sup> PLH	LE	A or B	1.9	4.6	6.3	0.8	7.9	1.9	7.5	ns
<sup>t</sup> PHL		AOIB	1.9	4.3	5.9	0.8	6.9	1.9	6.6	115
<sup>t</sup> PZH	CE	A or B	1.7	4.3	6.7	0.8	8.3	1.7	8	ns
<sup>t</sup> PZL		AOIB	2.6	5.2	8	1	8.8	2.6	8.8	115
<sup>t</sup> PHZ	CE	A or B	1.6	3.8	6.6	0.5	7.4	1.6	7.1	ns
<sup>t</sup> PLZ	CE	AUB	2.4	4.6	7	1	7.9	2.4	7.5	115
<sup>t</sup> PZH	OE	A or B	1.4	3.8	6.1	0.5	7.6	1.4	7.3	20
<sup>t</sup> PZL	UE	AOIB	2.3	4.7	7.4	1	8.2	2.3	8.1	ns
<sup>t</sup> PHZ	ŌĒ	A or B	1.3	3.4	6.1	0.5	6.7	1.3	6.5	
<sup>t</sup> PLZ		AUB	2	4.2	6.6	0.8	7.2	2	6.9	ns

<sup>†</sup> These limits apply only to the SN74ABTH32543.



SCBS230F - JUNE 1992 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated