SN54ABTH32501, SN74ABTH32501 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS229F – JUNE 1992 – REVISED MAY 1997

- Members of the Texas Instruments *Widebus+*[™] Family
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Released as DSCC SMD 5962-9557601NXD

- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include 100-Pin Plastic Thin Quad Flat (PZ) Package With 14 × 14-mm Body Using 0.5-mm Lead Pitch and Space-Saving 100-Pin Ceramic Quad Flat (HS) Package[†]



[†]The HS package is not production released.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS229F - JUNE 1992 - REVISED MAY 1997



[†] For HS package availability, please contact the factory or your local TI Field Sales Office.



description

These 36-bit UBTs combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA.

Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state. The output enables are complementary (OEAB is active high, and OEBA is active low).

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH32501 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH32501 is characterized for operation from –40°C to 85°C.

	FUNCTION TABLET								
	INP	UTS		OUTPUT					
OEAB	LEAB	CLKAB	Α	В					
L	Х	Х	Х	Z					
н	Н	Х	L	L					
н	н	Х	Н	Н					
н	L	\uparrow	L	L					
н	L	\uparrow	Н	н					
н	L	н	Х	в ₀ ‡ в ₀ §					
Н	L	L	Х	в ₀ §					

[†] A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



SCBS229F - JUNE 1992 - REVISED MAY 1997

logic diagram (positive logic)



To 17 Other Channels

Pin numbers shown are for the PZ package.



SCBS229F - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABTH32501 SN74ABTH32501	-0.5 V to 7 V -0.5 V to 5.5 V 96 mA
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	–50 mA 50°C/W

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

				H32501	SN74ABT	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.



SCBS229F - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54	SN54ABTH32501			SN74ABTH32501			
				MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	$V_{CC} = 4.5 V,$ II = -18 mA					-1.2			-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = –3 mA	2.5			2.5			v	
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3				
∨он		V _{CC} = 4.5 V	I _{OH} = -24 mA	2						v	
		VCC = 4.5 V	I _{OH} = -32 mA				2				
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55			0.55	v	
VOL		VCC = 4.5 V	I _{OL} = 64 mA						0.55	v	
V _{hys}					100			100		mV	
	Control inputs	$V_{CC} = 0$ to 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$						±1	μA	
	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_{I} = V_{CC} \text{ or } GND$						±20		
łı	Control inputs	V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±5					
	A or B ports					±50					
ll(hold)	A or B ports	V _{CC} = 4.5 V	V _I = 0.8 V	100			100				
	A of B ports		V _I = 2 V	-100			-100			μA	
IOZPU [‡]		$V_{CC} = 0$ to 2.1 V, $V_O = 0.5$ OE or $\overline{OE} = X$	V to 2.7 V,			±50			±50	μA	
I _{OZPD} ‡	ŧ	$V_{CC} = 2.1 \text{ V to } 0, V_O = 0.5$ OE or $\overline{OE} = X$	V to 2.7 V,			±50			±50	μA	
loff		V _{CC} = 0,	V _I or V _O ≤ 4.5 V						±100	μA	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50			50	μA	
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-100	-180	mA	
			Outputs high			6			6		
ICC		$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low			90			90	mA	
			Outputs disabled			6			6		
${}^{\Delta I}CC{\P}$		V_{CC} = 5.5 V, One input at 3 Other inputs at V_{CC} or GNI				1			1	mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3.5			3.5		pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V			11.5			11.5		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This parameter is specified by characterization.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54ABT	H32501	SN74ABT	UNIT		
		MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	150	0	150	MHz
	Pulse duration	LE high	3.5		3.3		20
tw	CLK high or low		3.5		3.3		ns
	Cotur time	A or B before CLK↑	4.3		3.5		
t _{su}	Setup time	A or B before LE \downarrow	2.5		1.6		ns
+.	lold time	A or B after CLK↑	0.2		0		-
^t h		A or B after LE \downarrow	1.8		1.6		ns



SN54ABTH32501, SN74ABTH32501 **36-BIT UNIVERSAL BUŚ TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS229F – JUNE 1992 – REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ABTH32501			SN74ABTH32501			UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	TYP†	MAX	
f _{max}			150			150			MHz
^t PLH	A or B	B or A	0.5	2.9	5.2	1.3	2.9	4.8	ns
^t PHL	AUID	BUIA	0.5	2.7	5.8	1.4	2.7	5.4	115
^t PLH	LEAB or LEBA	A or B	0.7	3.4	5.7	1.6	3.4	5.3	
^t PHL	LEAD OF LEDA	AUD	0.7	3.6	5.9	1.9	3.6	5.5	ns
^t PLH	CLKAB or CLKBA	A or B	0.5	3.2	5.7	1.5	3.2	5.3	ns
^t PHL		AUD	0.7	3.3	5.8	1.7	3.3	5.4	115
^t PZH		A or B	0.5	3.2	6.2	1.2	3.2	5.6	ns
^t PZL	OEAB or OEBA	AUID	0.5	3.6	6.6	1.5	3.6	6	115
^t PHZ	OEAB or OEBA	A or B	0.7	3.6	7	1.8	3.6	5.9	
^t PLZ	OEAB OF OEBA	AUID	0.7	3.5	6.1	1.7	3.5	5.6	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.



SCBS229F - JUNE 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated