## SN54ABTH32245, SN74ABTH32245 36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS228G – JUNE 1992 – REVISED MAY 1997

- Members of the Texas Instruments *Widebus+*<sup>™</sup> Family
- State-of-the-Art *EPIC-*II*B*<sup>TM</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Released as DSCC SMD 5962-9557701NXD
- PZ Package Qualified for Military Per MIL-PRF-38535 (QML)

- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include 100-Pin Plastic Thin Quad Flat (PZ) Package With 14 × 14-mm Body Using 0.5-mm Lead Pitch and Space-Saving 100-Pin Ceramic Quad Flat (HS) Package<sup>†</sup>

#### ABTH32245 . . . PZ PACKAGE (TOP VIEW)



<sup>†</sup> The HS package is not production released.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

## SN54ABTH32245, SN74ABTH32245 36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS228G - JUNE 1992 - REVISED MAY 1997

					SI	N54	1AI	3TI					HS W)		٩C	KA	GE	t						
		~						~												~				
		GND	A5	A4	A3	A2	A	Ä	1DIR	В	S	Ю	2DIR	Ä	Б	1B2	B	<b>B</b> 4	B5	ž	B6			
			-	-	-	-	2		-	~	2		2		-	-	_	-	-		-			
		8	റ	8	$\sim$	G	S	4	<u></u> е	N	<del>-</del>	0	റ	0	$\sim$	86	ц С	4	n	N	<del>-</del>		ר	
1A6 🗆	1	9	റ	റ	റ	റ	ര	റ	റ	თ	റ	ര	ω	ω	ω	ω	ω	ω	ω	ω		80	1B7	
	2																					79	1B8	
	3																					78	1B9	
	4																					77	2B1	
2A1 🗆 :																						76		,
	6																					75	2B2	
	7																					74	□ 2B3	
	В																					73	□ 2B4	
2A4 🗆 🤉	9																					72	🗆 2B5	
2A5 🗆 ′	10																					71	GND	)
-	11																					70	□ 2B6	
	12																					69	🗆 2B7	
	13																					68	2B8 🗌	
	14																					67	2B9	
-	15																					66	□ V <sub>CC</sub>	
	16																					65	□ 3B1	
-	17																					64	3B2	
	18																					63	□ 3B3	
	19																					62		
	20 21																					61		1
	21 22																					60 59	□ 3B5 □ 3B6	
	22																					59 58	□ 3B0 □ 3B7	
	23 24																					57	□ 3B7	
	25																					56		,
	26																					55	3B9	
	27																					54	6 4B1	
	28																					53	6 4B2	
	29																					52	4B3	
	30																					51	□ 4B4	
		3	32	33	34	35	36	37	38	39	40	4	42	43	44	45	46	47	48	49	50			
L																							4	
		4A4	₽	<b>4</b> 5	<b>A</b> 6	4A7	4A8	4A9	ð	R	巴	Ŋ	E	R	ð	4B9	4B8	4B7	4B6	4B5	Ð			
		4	ΰ	4	4	4	4	4	Ъ	4DIR	4	$\geq$	З	<b>3DIR</b>	GND	4	4	4	4	4	GND			

CNEAA DTU20046

HE BACKACET

<sup>†</sup> For HS package availability, please contact the factory or your local TI Field Sales Office.

### description

The 'ABTH32245 are 36-bit (quad 9-bit) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as four 9-bit transceivers, two18-bit transceivers, or one 36-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) inputs. The output-enable ( $\overline{OE}$ ) inputs can be used to disable the device so that the buses are effectively isolated.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.



## description (continued)

The SN54ABTH32245 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABTH32245 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLE (each 9-bit section)										
INP	UTS									
OE	DIR	OPERATION								
L	L	B data to A bus								
L	Н	A data to B bus								
н	Х	Isolation								

logic diagram (positive logic)



To Eight Other Channels







To Eight Other Channels

Pin numbers shown are for the PZ package.



To Eight Other Channels



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

## recommended operating conditions (see Note 3)

			SN54ABTH	132245	SN74ABT	H32245	UNIT
			MIN	MAX	MIN	MAX	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IОН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.



# SN54ABTH32245, SN74ABTH32245 **36-BIT BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS228G - JUNE 1992 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	SN54	4ABTH3	2245	SN74	LINUT				
PA	RAMEIER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	TYP†	<b>MAX</b> -1.2	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = –18 mA			-1.2				V	
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5				
Val		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3			v	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2						v	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA				2				
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55			0.55	V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA						0.55	v	
V <sub>hys</sub>					100			100		mV	
	Control inputs	$V_{CC} = 0$ to 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$						±1		
L.	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_{I} = V_{CC} \text{ or } GND$						±20	μA	
łį	Control inputs					±1				۵	
	A or B ports	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND			±20				μA	
li(hold)	A or P porto		V <sub>I</sub> = 0.8 V	100			100			μA	
ll(hold)	A OF B POILS	$V_{CC} = 4.5 V$	V <sub>I</sub> = 2 V	-100			-100			μА	
IOZPU‡	ŧ	$V_{CC}$ = 0 to 2.1 V, $V_{O}$ = 0.5	V to 2.7 V, OE = X			±50			±50	μΑ	
IOZPD <sup>‡</sup>	ŧ	$V_{CC} = 2.1 V \text{ to } 0, V_{O} = 0.5$	V to 2.7 V, $\overline{OE} = X$			±50			±50	μΑ	
loff		$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5 \text{ V}$						±100	μΑ	
ICEX		$V_{CC}$ = 5.5 V, $V_{O}$ = 5.5 V	Outputs high			50			50	μΑ	
۱ <sub>0</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-100	-180	mA	
		$V_{CC} = 5.5 V,$	Outputs high			3			3		
ICC	Control inputs A or B ports Control inputs A or B ports A or B ports A or B ports	$I_{O} = 0,$		Outputs low			20			20	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			2			2		
∆ICC¶		$V_{CC}$ = 5.5 V, One input at 3 Other inputs at $V_{CC}$ or GNI				1			1	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3.5			3.5		pF	
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9.5			9.5		pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

<sup>‡</sup>This parameter is specified by characterization.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷ <sub>(</sub> ۲ <sub>۸</sub>	CC = 5 V = 25°C	', #	SN54ABT	H32245	SN74ABTI	UNIT	
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.7	3.2	4.4	1	5.3	1.7	5	ns
<sup>t</sup> PHL		BUIA	1.7	3.3	4.6	1	5.3	1.7	5.2	
<sup>t</sup> PZH	OE	B or A	1.6	4.2	6.1	1	7.6	1.6	7.3	20
<sup>t</sup> PZL	OE	BUIA	2.7	5.2	7	1.5	8.2	2.7	8.1	ns
<sup>t</sup> PHZ	OE	B or A	1.3	3.9	6.1	0.8	6.7	1.3	6.5	
<sup>t</sup> PLZ	UE	DUTA	2	4.4	6.6	1	7.2	2	6.9	ns

<sup>#</sup> These limits apply only to the SN74ABTH32245

## SN54ABTH32245, SN74ABTH32245 36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS228G - JUNE 1992 - REVISED MAY 1997



## PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated