SN54ABT16841 . . . WD PACKAGE

SN74ABT16841 . . . DL PACKAGE

SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

(TOP VIEW) 56 U 1LE 10F 55 🛮 1D1 1Q1 **1**2 1Q2 43 54 1D2 GND 4 53 | GND 1Q3 **[**]5 52 L 1D3 1Q4 **[**]6 51 1D4 50 | V_{CC} V_{CC} 47 1Q5 🛮 8 49 🛮 1D5 1Q6 **4**9 48 L 1D6 1Q7 **4** 10 47 **∐** 1D7 GND 11 46 | GND 1Q8 L 12 45 L 1D8 1Q9 13 44 L 1D9 1Q10 🛭 43 🛮 1D10 14 2Q1 L 15 42 2D1 2Q2 📙 16 41 **1** 2D2 2Q3 🛮 17 40 L 2D3 GND L 18 39 l gnd 38 2D4 2Q4 **1** 19

37 D 2D5

36 2D6

35 [] V_{CC}

34 2D7

32 LI GND

31 2D9

29 | 2LE

30 L 2D10

D 2D8

33

2Q5 **2**0

V_{CC} | 22 2Q7 | 23

2Q6 L

2Q8 L

2Q10 🛚

2OE

GND 125

2Q9 26

21

24

27

28

The 'ABT16841 can be used as two 10-bit latches or one 20-bit latch. The 20 transparent D-type latches provide true data at the outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ($\overline{10E}$ or $\overline{20E}$) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The output-enable input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

description (continued)


When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16841 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16841 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 10-bit latch)

	INPUTS		OUTPUT
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16841	96 mA
SN74ABT16841	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DL package	74°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

				SN54ABT16841		SN74ABT16841		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V	
VIH	V _{IH} High-level input voltage		2		2		V	
V _{IL}	Low-level input voltage			0.8		0.8	V	
VI	Input voltage		0	Vcc	0	Vcc	V	
IOH	OH High-level output current			-24		-32	mA	
loL	Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate Outputs enabled			10		10	ns/V	
Δt/ΔV _{CC}	C Power-up ramp rate		200		200		μs/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST C	ONDITIONS	Т	A = 25°C	;	SN54AB	Γ16841	SN74AB1	16841	UNIT
PARAMETER	1251 C	ONDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		V
Vou	$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		
VOH	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V
	VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
VOL	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL	VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V
V _{hys}			100						mV	
l tı	$V_{CC} = 0 \text{ to } 5.5 \text{ V}$	$V_1 = V_{CC}$ or GND		-	±1				±1	μΑ
'1	$V_{CC} = 5 \text{ V}, V_I = V_{CC} \text{ or GND}$						±5			μΛ
^I OZPU [‡]	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$				±50		±50		±50	μА
IOZPD [‡]	$V_{CC} = 2.1 \text{ V to } 0.0000000000000000000000000000000000$				±50		±50		±50	μΑ
lozh	$V_{CC} = 2.1 \text{ V} \text{ to } 5$ $V_{O} = 2.7 \text{ V}, \text{ OE } 2$				10		10		10	μΑ
lozL	$V_{CC} = 2.1 \text{ V to } 5$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}} 2$				-10		-10		-10	μΑ
loff	V _C C = 0,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
I _{CEX} Outputs high	$V_{CC} = 5.5 \text{ V},$	V _O = 5.5 V			50		50		50	μΑ
IO§	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	-50	-100	-180	-50	-180	-50	-180	mA
Outputs high],,,	•			0.5		0.5			
ICC Outputs low	$V_{CC} = 5.5 \text{ V, I}_{O}$ $V_{I} = V_{CC} \text{ or GNI}$				89		89		89	mA
Outputs disabled	11= 100 51 511				0.5		0.5		0.5	
ΔI _{CC} ¶	V _{CC} = 5.5 V, On Other inputs at V				1.5		1.5		1.5	mA
C _i	V _I = 2.5 V or 0.5	V		3.5						pF
Co	$V_0 = 2.5 \text{ V or } 0.5$	5 V		7.5						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54AE	T16841	
		V _{CC} = 5 V, T _A = 25°C	MIN MAX	UNIT
		MIN MAX		
t _W	Pulse duration, LE high or low	4	4	ns
t _{su}	Setup time, data before LE↓	3	3	ns
th	Hold time, data after LE↓	2.6	2.6	ns



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This parameter is characterized, but not production tested.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN74ABT16841 V _{CC} = 5 V, T _A = 25°C MIN MAX		T16841		
				MAX	UNIT	
t _W	Pulse duration, LE high or low	4		4		ns
t _{su}	Setup time, data before LE↓	1		1		ns
th	Hold time, data after LE↓	2		2		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V \(\frac{1}{2} = 25°C	', ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	D	Q	1.1	3.2	4.3	1.1	5.7	ns
^t PHL		٧	1.6	3.5	4.5	1.6	5.3	5.3
t _{PLH}	LE	Q	1.1	3.2	4.4	1.1	5.6	ns
^t PHL	LL	y	1.6	3.4	5	1.6	5.5	115
^t PZH	ŌĒ	Q	1.2	3.2	4.7	1.2	5.8	ns
tPZL	OE	y	1.7	3.6	5	1.7	5.7	110
^t PHZ	ŌĒ	Q	2.2	4.1	6.6	2.2	7.7	ns
^t PLZ	OE .	γ	1.9	4.4	5.8	1.2	8.4	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	D	Q	1.1	3.2	4.3	1.1	5	ne
t _{PHL}		Q	1.6	3.5	4.5	1.6	5.1	ns
t _{PLH}	LE	Q	1.1	3.2	4.4	1.1	5	ns
t _{PHL}		ų ,	1.6	3.4	4.6	1.6	5	115
^t PZH	ŌĒ	Q	1.2	3.2	4.7	1.2	5.7	ns
t _{PZL}	OE	ų ,	1.7	3.6	5	1.7	5.6	115
^t PHZ	ŌĒ	Q	2.2	4.1	5.7	2.2	6.5	ns
t _{PLZ}	UE UE	~	1.9	4.4	5.8	1.9	7.1	115

SCBS222C - SEPTEMBER 1992 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated