
- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **High-Impedance State During Power Up** and Power Down
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes **PCB Lavout**
- High-Drive Outputs (-32-mA IOH, 64-mA IOI)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

SN54ABT16823 . . . WD PACKAGE SN74ABT16823...DGG OR DL PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.


The SN54ABT16823 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16823 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each 9-bit flip-flop)

	INPUTS						
ŌĒ	CLR	CLKEN	CLK	D	Q		
L	L	Х	Х	Χ	L		
L	Н	L	\uparrow	Н	Н		
L	Н	L	\uparrow	L	L		
L	Н	L	L	Χ	Q_0		
L	Н	Н	Χ	Χ	Q_0		
Н	Χ	Χ	Χ	Χ	Z		




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Eight Other Channels



TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

–0.5 V to 5.5 V
96 mA
128 mA
–18 mA
–50 mA
81°C/W
74°C/W
–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

				SN54ABT16823		SN74ABT16823		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	V _{CC} Supply voltage			5.5	4.5	5.5	V	
VIH	High-level input voltage				2		V	
V _{IL}	Low-level input voltage			0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V	
ІОН	H High-level output current			-24		-32	mA	
loL	Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V	
T _A	Operating free-air temperature	_	-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST C	ONDITIONS	Т	A = 25°C		SN54AB	Г16823	SN74AB1	16823	UNIT
PARAMETER	lesi c	ONDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
l van	$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOН	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				v
	VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
Voi	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			>
VOL	VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V
V _{hys}				100						mV
Ц	$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or Gi				±1		±1		±1	μΑ
lozpu	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$	V, 2.7 V, OE = X			±50		±50		±50	μΑ
lozpd	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to } 2$	0, 2.7 V, OE = X			±50		±50		±50	μА
lozh	V _{CC} = 2.1 V to V _O = 2.7 V, OE				10**		50		10	μА
lozL	V _{CC} = 2.1 V to V _O = 0.5 V, OE	5.5 V, ≥ 2 V			-10 ^{**}		– 50		-10	μΑ
loff	$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX Outputs high	$V_{CC} = 5.5 \text{ V},$	V _O = 5.5 V			50		50		50	μΑ
IO‡	$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	- 50	-100	-200	– 50	-200	-50	-200	mA
Outputs high					0.5		0.5		0.5	
ICC Outputs low	V _{CC} = 5.5 V, I _C V _I = V _{CC} or GI				80		80		80	mA
Outputs disabled					0.5		0.5		0.5	
ΔlCC§	V _{CC} = 5.5 V, C Other inputs at	one input at 3.4 V, V _{CC} or GND			1.5		1.5		1.5	mA
Ci	V _I = 2.5 V or 0.	5 V		3.5						pF
Co	$V_0 = 2.5 \text{ V or } 0$).5 V		7.5						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} These limits apply only to the SN74ABT16823.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} =	= 5 V, 25°C	SN54AB1	16823	SN74AB1	T16823	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	MHz
t _W	Pulse duration	CLR low	3.3		3.3		3.3		no
	ruise duration	CLK high or low	3.3		3.3		3.3		ns
		CLR inactive	1.6		2		1.6		
t _{su}	Setup time before CLK↑	Data	1.7		1.7		1.7		ns
		CLKEN low	2.8		2.8		2.8		
t _h I	Hold time after CLK↑	Data	1.2		1.2		1.2		
	HOIG TIME AITER CLK	CLKEN low	0.6		0.6		0.6		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(T)	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150			150		MHz
t _{PLH}	CLK	Q	1.6	3.9	5.5	1.6	7.7	ns
^t PHL		3	2.1	3.9	5.4	2.1	6.4	115
^t PHL	CLR	Q	1.9	4.1	5.3	1.9	6.3	ns
^t PZH		Q	1	3.1	4.2	1	5.1	ns
t _{PZL}	ŌĒ	3	1.5	3.5	4.6	1.5	5.7	115
^t PHZ	ŌĒ	Q	2.2	4.3	6	2.2	6.8	ns
^t PLZ	OL .	٧	1.6	4.3	6.4	1.6	9.9	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	823		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	<i>'</i> ,	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
^t PLH	CLK	Q	1.6	3.9	5.5	1.6	6.8	ns
^t PHL			2.1	3.9	5.4	2.1	6	113
^t PHL	CLR	Q	1.9	4.1	5.3	1.9	6.1	ns
^t PZH		Q	1	3.1	4.2	1	4.9	ns
^t PZL	OE	ŌE Q	1.5	3.5	4.6	1.5	5.5	115
[†] PHZ	ŌĒ	Q	2.2	4.3	5.6	2.2	6.1	ns
^t PLZ	OL .	ď	1.6	4.3	6.4	1.6	8.7	115



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated