SCBS216B - JUNE 1992 - REVISED JANUARY 1997

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA IOH, 64-mA IOI)
- **Package Options Include Plastic Thin** Shrink Small-Outline (DGG), 300-mil Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

SN54ABT16821 . . . WD PACKAGE SN74ABT16821 . . . DGG OR DL PACKAGE (TOP VIEW)

	$\overline{}$		1
1	\cup	56]1CLK
2		55] 1D1
3		54	1D2
4		53	GND
5		52] 1D3
6		51] 1D4
7		50	$]v_{cc}$
8		49] 1D5
9		48] 1D6
10		47	1D7
11		46	GND
12		45] 1D8
13		44] 1D9
14		43	1D10
15		42	2D1
16		41	2D2
17		40	2D3
18		39	GND
19		38	2D4
20		37	2D5
21		36	2D6
22		35	$]$ \vee_{CC}
23		34	2D7
24		33	2D8
25		32	GND
26		31	2D9
27		30	2D10
28		29	2CLK
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 23 34 24 33 25 32 26 31 27 30

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\sf OE}$ should be tied to $\sf V_{CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16821 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16821 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216B - JUNE 1992 - REVISED JANUARY 1997

FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	L	Χ	Q_0
Н	X	Χ	Z


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Nine Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	
Current into any output in the low state, IO: SN54ABT16821	96 mA
SN74ABT16821	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current IOK (VO < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216B - JUNE 1992 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

					SN74ABT16821		UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	FIN	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
٧ _I	Input voltage		0 4	Vcc	0	VCC	V
ІОН	High-level output current		ζς,	-24		-32	mA
lOL	Low-level output current		γ_{Q_i}	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	P	10		10	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T	T _A = 25°C	;	SN54ABT16821		SN74ABT16821		LINUT	
PARAMETER			MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V}, I_{I} = -18 \text{ mA}$				-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V}, I_{OH} = -3 \text{ m/s}$	١	2.5			2.5		2.5			
Vou	$V_{CC} = 5 \text{ V}, \qquad I_{OH} = -3 \text{ m/s}$	1	3			3		3		v	
Voн	$V_{CC} = 4.5 \text{ V}$ $\frac{I_{OH} = -24 \text{ m}}{I_{OH}}$	ıΑ	2			2				v	
	$I_{OH} = -32 \text{ m}$	Α	2*					2			
VOL	V _{CC} = 4.5 V	1			0.55		0.55			V	
VOL	I _{OL} = 64 mA	ı			0.55*				0.55	V	
V_{hys}				100			F			mV	
Ι _Ι	$V_{CC} = 5.5 \text{ V}, V_I = V_{CC} \text{ or GND}$				±1		±1		±1	μΑ	
lozh	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.7 \text{ V}$				50		50		50	μΑ	
lozL	$V_{CC} = 5.5 \text{ V}, V_{O} = 0.5 \text{ V}$				– 50	Ό,	-50		-50	μΑ	
l _{off}	$V_{CC} = 0$, $V_I \text{ or } V_O \le 4$.5 V			±100	9			±100	μΑ	
ICEX	$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}$	Outputs high			50	Q' _Q	50		50	μΑ	
IO [‡]	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.5 \text{ V}$		-50	-100	-200	-50	-200	-50	-200	mA	
	V 55V 1 0	Outputs high			500		500		500	μΑ	
Icc	$V_{CC} = 5.5 \text{ V, I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			89		89		89	mA	
	V = VCC 01 014D				500		500		500	μΑ	
ΔlCC§	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA	
Ci	V _I = 2.5 V or 0.5 V			3.5						pF	
Co	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			7.5						pF	

 $[\]ensuremath{^{\star}}$ On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216B - JUNE 1992 - REVISED JANUARY 1997


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C		C = 5 V, = 25°C SN54ABT16821		SN74ABT16821		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t _W	Pulse duration, CLK high or low	3.3		3.3	15.11	3.3		ns
t _{su}	Setup time, data before CLK↑	1.8		1.8	71.	1.8		ns
t _h	Hold time, data after CLK↑	1.3		1.3		1.3		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			SN54ABT16821		SN74ABT16821		UNIT		
	(INFOT)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}			150			150	Ŋ	150		MHz	
^t PLH	CLK	Q	1.3	3.7	5.1	1.3	6.7	1.3	6.1		
^t PHL		CLK	y	1.6	3.9	5.1	1.6	5.8	1.6	5.4	ns
^t PZH	ŌĒ	Q	1.1	3.2	4.7	1.1	5.8	1.1	5.7	20	
^t PZL	OE	y	1.6	3.8	5	1.6	5.7	1.6	5.6	ns	
^t PHZ	ŌĒ		Q	2	4.5	5.7	2	6.6	2	6.5	ne
^t PLZ	OE .	ά	1.8	4.1	5.8	1.8	8.4	1.8	7.1	ns	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated