SN54ABT16651 ... WD PACKAGE SN74ABT16651 ... DL PACKAGE (TOP VIEW)

• Members of the Texas Instruments	
<i>Widebus</i> ™ Family	

- State-of-the-Art EPIC-IIB ™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Packaged in Plastic 300-mil Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

description

The 'ABT16651 is a 16-bit bus transceiver that consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16651.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remain at its last state.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

_	\Box		L					
10EAB	1		10EBA					
1CLKAB	2		1CLKBA					
1SAB	3		1SBA					
GND	4		GND					
1A1 🛛	5	52] 1B1					
1A2 🛛	6	51] 1B2					
v _{cc} [7	50]v _{cc}					
1A3 [8	49	1B3					
1A4 🛛	9	48] 1B4					
1A5 🛛	10	47] 1B5					
gnd [11	46	GND					
1A6 🛛	12	45] 1B6					
1A7 🕻	13	44] 1B7					
1A8 🛛	14	43] 1B8					
2A1 🕻	15	42	2B1					
2A2 🛛	16	41	2B2					
2A3 🛛	17	40	2B3					
GND [18	39	GND					
2A4 🛛	19	38	2B4					
2A5 🛛	20	37	2B5					
2A6 🛛	21	36	2B6					
V _{CC}	22	35] v _{cc}					
2A7 🛛	23	34	2B7					
2A8 🛛	24	33	2B8					
gnd [25	32	GND					
2SAB	26	31	2SBA					
2CLKAB	27	30	2CLKBA					
20EAB	28	29	20EBA					
	-							

SCBS214 - OCTOBER 1992

description (continued)

To ensure the high-impedance state during power up or power down, OEBA should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN74ABT16651 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16651 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16651 is characterized for operation from –40°C to 85°C.

		INPU	TS			DAT				
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION		
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation		
L	Н	Ŷ	\uparrow	х	х	Input	Input	Store A and B data		
х	Н	Ŷ	H or L	х	х	Input	Unspecified [†]	Store A, hold B		
н	н	\uparrow	\uparrow	X‡	х	Input	Output	Store A in both registers		
L	Х	H or L	\uparrow	Х	х	Unspecified [†]	Input	Hold A, store B		
L	L	\uparrow	\uparrow	х	x‡	Output	input	Store B in both registers		
L	L	Х	Х	х	L	Output	Input	Real-time B data to A bus		
L	L	Х	H or L	х	н	Output	Output	Stored B data to A bus		
н	н	Х	Х	L	х	Input	Output	Real-time A data to B bus		
н	н	H or L	Х	н	х	Input	Output	Stored A data to B bus		
н	L	H or L	H or L	н	н	Output	Output	Stored A data to B bus and stored B data to A bus		

FU	INC.	ΓΙΟΝ	I TAE	BLE

[†] The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

[‡]When select control is low, clocks can occur simultaneously so long as allowances are made for propagation delays from A to B (B to A) plus setup and hold times. When select control is high, clocks must be staggered in order to load both registers.



SCBS214 - OCTOBER 1992



Figure 1. Bus-Management Functions



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



SCBS214 – OCTOBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

			SN54AE	3T16651	SN74ABT16651		
			MIN	MAX	MIN	MAX	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage				2		V
V_{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage				0	VCC	V
ЮН	I _{OH} High-level output current					-32	mA
IOL	OL Low-level output current					64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.



SCBS214 - OCTOBER 1992

	TEST CONDITIONS			T _A = 25°C			SN54AE	3T16651	SN74ABT16651			
PARAMETER					TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lı = –18 mA				-1.2		-1.2		-1.2	V	
	V _{CC} = 4.5 V,	2.5			2.5		2.5					
\/	$V_{CC} = 4.5$ V, $I_{OH} = -3$ m/ $V_{CC} = 5$ V, $I_{OH} = -3$ m/ $V_{CC} = 4.5$ V, $I_{OH} = -24$ m/		A	3			3		3		v	
VOH			mA	2			2				v	
	V _{CC} = 4.5 V,	I _{OH} = - 32 I	mA	2‡					2			
Max	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 48 \text{ mA}$ $V_{CC} = 4.5 \text{ V},$ $I_{OL} = 64 \text{ mA}$					0.55		0.55			V	
VOL						0.55‡				0.55	V	
l.	V _{CC} = 5.5 V,		Control inputs			±1		±1		±1		
łį	$V_{I} = V_{CC}$ or GND		A or B ports			±100		±100		±100	μΑ	
IOZH [§]	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$					50		50		50	μA	
I _{OZL} §	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$					-50		-50		-50	μA	
l _{off}	$V_{CC} = 0,$ $V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$					±100				±100	μA	
ICEX	V _{CC} = 5.5 V,	V _O = 5.5 V	Outputs high			50		50		50	μΑ	
۱ _О ¶	V _{CC} = 5.5 V,	V _O = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
	V _{CC} = 5.5 V,		Outputs high			2		2		2		
ICC	I _O = 0,	A or B ports	Outputs low			72		72		30	mA	
	$V_I = V_{CC}$ or GND	ponto	Outputs disabled			2		2		2		
	V _{CC} = 5.5 V, One	Data	Outputs enabled			1		1.5		1		
∆ICC [#]	# input at 3.4 V,	input at 3.4 V, inputs Outp	Outputs disabled			0.05		0.05		0.05	mA	
	V _{CC} or GND Control inputs		ts			1.5		1.5		1.5		
Ci	VI = 2.5 V or 0.5 V		Control inputs								pF	
C _{io}			A or B ports								pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V. [‡] On products compliant to MIL-STD-883, Class B, this parameter does not apply.

 $\$ The parameters IOZH and IOZL include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated