SN54ABT16600 . . . WD PACKAGE

SN74ABT16600 . . . DGG OR DL PACKAGE

SCBS209B – JUNE 1992 – REVISED JANUARY 1997

- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-IIB*[™] BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

(TOP VIEW)									
	, - 	,	•						
OEAB		56	CLKENAB						
LEAB [2	55	CLKAB						
A1 [3	54] B1						
GND [4	53] GND						
A2 [5	52] в2						
A3 [6	51] вз						
V _{CC} [7	50	[] ∨ _{CC}						
A4		49] в4						
A5 [48	🛿 В5						
A6	10	47	🛿 В6						
GND [11	46	GND						
	12	45	🛛 В7						
A8		44	[] В8						
A9		43	[] В9						
A10	15	42	🛿 В10						
A11	16	41	[] B11						
A12	17	40	B12						
GND	18	39	GND						
A13	19	38	B13						
A14	20	37	B14						
A15	21	36	B15						
V _{CC}	22	35	₽v _{cc}						
A16	23	34	B16						
A17	24	33	B17						
GND	25	32							
A18	26	31	B18						
OEBA	27	30	CLKBA						
LEBA [28	29	CLKENBA						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS209B - JUNE 1992 - REVISED JANUARY 1997

description (continued)

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16600 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16600 is characterized for operation from -40°C to 85°C.

	I	NPUTS			OUTPUT				
CLKENAB	OEAB	LEAB	CLKAB	Α	В				
Х	Н	Х	Х	Х	Z				
Х	L	Н	Х	L	L				
Х	L	Н	Х	Н	н				
н	L	L	Х	Х	в ₀ ‡				
Н	L	L	Х	Х	в ₀ ‡ в ₀ ‡				
L	L	L	\downarrow	L	L				
L	L	L	\downarrow	Н	н				
L	L	L	Н	Х	в ₀ ‡ в ₀ §				
L	L	L	L	Х	в ₀ §				

FUNCTION TABLET

[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



SCBS209B - JUNE 1992 - REVISED JANUARY 1997



logic diagram (positive logic)

To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V _O	–0.5 V to 7 V
Current into any output in the low state, IO: SN54ABT16600	
SN74ABT16600	
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DGG package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SCBS209B - JUNE 1992 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

					SN74ABT16600		UNIT
			MIN	MAX	MIN	MAX	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage				2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	VI Input voltage				0	VCC	V
ЮН	IOH High-level output current		رد}	-24		-32	mA
IOL	Low-level output current		$\gamma_{Q_{\ell}}$	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	SPC	10		10	ns/V
т _А	Dperating free-air temperature			125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16600	SN74ABT16600		UNIT	
				MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 V,$	lj = -18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
Val		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		v	
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}					100			2			mV	
i.	Control inputs					±1		L/±1		±1	μA	
lj –	A or B ports	V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } GND$			±20		±20		±20	μΑ	
loff		$V_{CC} = 0,$	V_I or $V_O \leq 4.5~V$			±100	4	2		±100	μA	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50	ong	50		50	μA	
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	\$ -50	-180	-50	-180	mA	
Іоzн§		V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μA	
IOZL§		V _{CC} = 5.5 V,	Vo = 0.5 V			-10		-10		-10	μA	
		V _{CC} = 5.5 V,	Outputs high			3		3		3		
ICC	A or B ports	I _O = 0,	Outputs low			36		36		36	mA	
		$V_{I} = V_{CC} \text{ or GND}$	Outputs disabled			3		3		3	1	
ΔI _{CC} ¶		$V_{CC} = 5.5 V$, One i Other inputs at V_{CC}				50		50		50	μA	
Ci	Control inputs	VI = 2.5 V or 0.5 V			3						pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 \	/		9						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters IOZH and IOZL include the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS209B - JUNE 1992 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54AB	T16600	SN74AB	UNIT	
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	150	0	150	MHz
L. Dube duration		LEAB or LEBA high	2.5	N	2.5		ns
t _W Pulse duration	CLKAB or CLKBA high or low	3	VIE	3		115	
t _{su} Setup time		A before $\overline{\text{CLKAB}}\downarrow$ or B before $\overline{\text{CLKBA}}\downarrow$	3	P.F	3		
	A before LEAB \downarrow or B before LEBA \downarrow	2.5	۷	2.5		ns	
		CLKEN before CLK↓	2.5		2.5		
		A after $\overline{\text{CLKAB}}\downarrow$ or B after $\overline{\text{CLKBA}}\downarrow$	00		0		
t _h Ho	Hold time	A after LEAB \downarrow or B after LEBA \downarrow	Q 2		2		ns
		CLKEN after CLK↓	1		1		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C		SN54ABT16600		SN74ABT16600		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			150			150		150		MHz
^t PLH	A or B	Dank	1.5	2.5	3.6	1.5	4.2	1.5	4	
^t PHL	AUID	B or A	1.5	3.2	4.5	1.5	5.1	1.5	4.9	ns
^t PLH	LEAB or LEBA	B or A	2	3.2	4.5	2	5.6	2	5	
^t PHL			2	3.4	4.5	2	5.4	2	5	ns
^t PLH		B or A	2	3.5	4.7	2	5.4	2	5.3	ns
^t PHL	CLKAB or CLKBA	BUR	2	3.5	4.3	120	5.2	2	5	115
^t PZH		B or A	1.5	3.4	4.6	1 .5	5.3	1.5	5.1	ns
^t PZL	OEAB or OEBA	BUIA	2	3.8	4.7	2 2	5.6	2	5.4	115
^t PHZ	OEAB or OEBA	B or A	2	4.5	5.4	2	6.6	2	6.2	
^t PLZ		BUTA	1.5	3.4	4.7	1.5	5.8	1.5	5.4	ns



SCBS209B - JUNE 1992 - REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated