SCBS205C - MARCH 1993 - REVISED MAY 1997

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54ABT16374A WD PACKAGE SN74ABT16374A DGG OR DL PACKAGE (TOP VIEW)				
<ul> <li>State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation</li> </ul>					
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015</li> </ul>	1Q1 2 47 1D1 1Q2 3 46 1D2				
<ul> <li>Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17</li> </ul>	GND 4 45 GND 1Q3 5 44 1D3				
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C</li> </ul>	1Q4 []6  43 ]] 1D4 V <sub>CC</sub> []7  42 [] V <sub>CC</sub>				
<ul> <li>High-Impedance State During Power Up and Power Down</li> </ul>	1Q5   8 41   1D5 1Q6   9 40   1D6				
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise</li> </ul>	GND 10 39 GND 1Q7 11 38 1D7				
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	1Q8   12 37   1D8 2Q1   13 36   2D1 2Q2   14 35   2D2				
<ul> <li>High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)</li> <li>Declare Outputs Include Plactic 220 mill</li> </ul>	GND 🛛 15 34 🖉 GND				
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink</li> </ul>	2Q3   16 33   2D3 2Q4   17 32   2D4				
Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package	V <sub>CC</sub> 18 31 V <sub>CC</sub> 2Q5 19 30 2D5				
Using 25-mil Center-to-Center Spacings description	2Q6   20 29   2D6 GND   21 28   GND 2Q7   22 27   2D7				

The 'ABT16374A are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16374A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16374A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

26 2D8

2CLK

25

2Q8 L

 $2\overline{OE}$ 

1

SCBS205C - MARCH 1993 - REVISED MAY 1997

FUNCTION TABLE (each flip-flop)									
	INPUTS	OUTPUT							
ŌĒ	CLK	D	Q						
L	$\uparrow$	Н	Н						
L	$\uparrow$	L	L						
L	H or L	Х	Q <sub>0</sub>						
Н	Х	Х	Z						

### logic symbol<sup>†</sup>

1 <mark>0E</mark>	1	1EN			
1CLK	48	> C1			
2 <mark>0E</mark>	24	2EN			
2CLK	25	> C2			
ZOLK		_ 02	لے		
1D1	47	1D	1 ▽	2	1Q1
1D2	46			3	1Q2
1D3	44			5	1Q3
1D4	43			6	1Q4
1D5	41			8	1Q5
1D6	40			9	1Q6
1D7	38			11	1Q7
1D8	37			12	1Q8
2D1	36	2D	2 ▽	13	2Q1
2D2	35			14	2Q2
2D3	33			16	2Q3
2D4	32			17	2Q4
2D5	30			19	2Q5
2D6	29			20	2Q6
2D7	27			22	2Q7
2D8	26			23	2Q8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





SCBS205C - MARCH 1993 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABT16374A SN74ABT16374A	0.5 V to 7 V 0.5 V to 5.5 V 96 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
· · · · · · · · · · · · · · · · · · ·	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54ABT	16374A	SN74ABT	16374A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS205C - MARCH 1993 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEOTO	٦	Γ <sub>A</sub> = 25°0	2	SN54ABT	16374A	SN74ABT1	6374A	LINUT		
		TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,			-1.2		-1.2		-1.2	V		
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5			
Val		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		v	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
Vei		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			v	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v	
V <sub>hys</sub>					100						mV	
lj		$V_{CC} = 0$ to 5.5	V, $V_I = V_{CC}$ or GND			±1		±1		±1	μA	
IOZPU‡	:	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ to } 2.7$	V, V, <del>OE</del> = X			±50		±50		±50	μA	
I <sub>OZPD</sub> ‡	:	$V_{CC} = 2.1 V \text{ to}$ $V_{O} = 0.5 \text{ to } 2.7$				±50		±50		±50	μA	
IOZH		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}}$				10		10		10	μA	
I <sub>OZL</sub>		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}}$				-10		-10		-10	μA	
I <sub>off</sub>		$V_{CC} = 0,$	V <sub>I</sub> or V <sub>O</sub> $\leq$ 4.5 V			±100				±100	μA	
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50		50		50	μΑ	
۱ <sub>0</sub> §	_	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high					2		2		2		
	Outputs low	V <sub>CC</sub> = 5.5 V, I <sub>C</sub>				72		72		72	mA	
ICC	Outputs disabled	VI = V <sub>CC</sub> or GN	ID			2		2		2		
∆ICC¶		V <sub>CC</sub> = 5.5 V, O Other inputs at	ne input at 3.4 V, V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
Ci		V <sub>I</sub> = 2.5 V or 0.5	5 V		3.5						pF	
Co		V <sub>O</sub> = 2.5 V or 0	.5 V		9.5						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup>This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C <sup>#</sup>		SN54ABT1	SN74ABT	UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.1		1.3		1.1		ns
t <sub>h</sub>	Hold time, data after CLK <sup>↑</sup>	1.3		1.5		1.3		ns

<sup>#</sup> These values apply only to the SN74ABT16374A.



SCBS205C - MARCH 1993 - REVISED MAY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54	ABT163	374A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( Т,	CC = 5 V A = 25°C	/, ;	MIN MAX		UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
tPLH	CLK	Q	1.8	4.3	5.7	1.5	6.9	ns
<sup>t</sup> PHL		Q Q	2.7	4.7	6.1	2.2	6.9	115
<sup>t</sup> PZH	ŌE	Q	1.2	3.4	4.8	0.8	6.1	ns
<sup>t</sup> PZL		Q	1.6	3.5	4.9	1.2	5.5	115
<sup>t</sup> PHZ	ŌĒ	Q	2.2	5.5	8.6	1.8	9.6	ns
tPLZ	UE	Q Q	2.2	4.3	6.2	1.8	7.2	115

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN74	ABT163	374A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
<sup>t</sup> PLH	CLK	Q	1.8	4.3	5.4	1.8	6.2	ns
<sup>t</sup> PHL		y y	2.7	4.7	5.6	2.7	5.9	115
<sup>t</sup> PZH	ŌĒ	Q	1.2	3.4	4.8	1.2	5.6	ns
<sup>t</sup> PZL		Q	1.6	3.5	4.7	1.6	5.3	115
<sup>t</sup> PHZ	OE	Q	2.2	5.5	7.1	2.2	8.2	ns
t <sub>PLZ</sub>	UE	Q	2.2	4.3	5.8	2.2	6.6	115



SCBS205C - MARCH 1993 - REVISED MAY 1997



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated