SCBS203C – AUGUST 1992 – REVISED MAY 1997

- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Two 8-Bit Back-to-Back Registers Store Data Flowing in Both Directions
- Noninverting Outputs
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs


description

The 'ABT2952A transceivers consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT2952A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT2952A is characterized for operation from -40° C to 85° C.


SN54ABT2952A JT OR W PACKAGE SN74ABT2952A DB, DW, OR NT PACKAGE (TOP VIEW)										
B8 [1 U	24]v _{cc}							
B7 [2	23] A8							
B6 [3	22] A7							
B5 [4	21] A6							
B4 [5	20] A5							
B3 [6	19] A4							
B2 [7	18] A3							
B1 [8	17] A2							
OEAB	9	16] A1							
CLKAB	10	15] OEBA							
CLKENAB	11	14	CLKBA							



13 🛛

CLKENBA

GND 🛛 12



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS203C - AUGUST 1992 - REVISED MAY 1997


FUNCTION TABLE[†]

	OUTPUT			
CLKENAB	CLKAB	OEAB	Α	В
Н	Х	L	Х	в ₀ ‡
Х	H or L	L	Х	в ₀ ‡ в ₀ ‡
L	\uparrow	L	L	L
L	\uparrow	L	Н	н
Х	Х	н	Х	Z

[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

[‡]Level of B before the indicated steady-state input conditions were established


logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and W packages.



SCBS203C - AUGUST 1992 - REVISED MAY 1997



logic diagram (positive logic)

To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, NT, and W packages.



SCBS203C - AUGUST 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	0.5 V to 7 V 5 V to 5.5 V 96 mA 128 mA –18 mA
Output clamp current, IOK (VO < 0)	. 104°C/W 81°C/W 67°C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SN54AB	Г2952A	SN74ABT2952A		UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			VCC	0	Vcc	V
ЮН	High-level output current		-24		-32	mA	
IOL	Low-level output current	el output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т _А	Operating free-air temperature	e-air temperature				85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS203C - AUGUST 1992 - REVISED MAY 1997

				Т	A = 25°C	;	SN54AB	Г2952A	SN74ABT2952A		· · · · · · · · · · · · · · · · · · ·	
PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lj = –18 mA			-1.2		-1.2		-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = –3 mA	2.5			2.5		2.5			
		V _{CC} = 5 V,	I _{OH} = –3 mA	3			3		3		v	
VOH			I _{OH} = -24 mA	2			2				v	
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2			
Vai			I _{OL} = 48 mA			0.55		0.55			V	
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}					100						mV	
	Control inputs	V _{CC} = 5.5 V,	$V_{I} = V_{CC}$ or GND			±1		±1		±1	μA	
łj	A or B ports	VCC = 5.5 V,	VI = VCC OL GIVD			±100		±100		±100	μΑ	
IOZH‡	‡	V _{CC} = 5.5 V,	V _O = 2.7 V			50**		10		50	μΑ	
IOZL [‡]		V _{CC} = 5.5 V,	V _O = 0.5 V			-50**		-10		-50	μΑ	
loff		V _{CC} = 0,	VI or VO \leq 4.5 V			±100				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μA	
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V _{CC} = 5.5 V,	Outputs high		1	250		250		250	μA	
ICC	A or B ports	$I_{O} = 0,$ $V_{I} = V_{CC} \text{ or }$	Outputs low		24	35		35		35	mA	
	GND	GND	Outputs disabled		0.5	250		250		250	μA	
∆ICC	Ī	V _{CC} = 5.5 V, Or Other inputs at V				1.5		1.5		1.5	1.5 mA	
Ci	Control inputs	V _I = 2.5 V or 0.5	V		3.5						pF	
C _{io}	A or B ports	V _O = 2.5 V or 0.	5 V		7.5						pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** These limits apply only to SN74ABT2952A.

[†] All typical values are at $V_{CC} = 5 V$. [‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C		SN54ABT2952A		SN74ABT2952A		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f _{clock} Clock frequency			0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low			3.3		3.3		3.3		ns
•		A or B	High or low	2.5		3		2.5		ns
t _{su}	Setup time before CLK↑	CLKEN	High of low	3		3		3		115
+.	th Hold time after CLK [↑]	A or B		1.5		1.5		1.5		
'n		CLKEN		2		2		2		ns




SCBS203C - AUGUST 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT2952A		SN74ABT2952A		UNIT
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			150			150		150		MHz
^t PLH		B or A	2	3.3	5.2	2	6.3	2	5.9	ns
^t PHL	CLKAB or CLKBA		2.5	4	6.1	2.5	6.8	2.5	6.3	
^t PZH		A or B	1.5	3.2	4.7	1.5	5.7	1.5	5.6	20
^t PZL	OEBA or OEAB	AUB	2	3.7	5.7	2	6.7	2	6.6	ns
^t PHZ		A or B	1.5	3.5	5.1	1.5	6.5	1.5	6.4	20
^t PLZ	OEBA or OEAB	AUB	1.5	3.4	5.9	1.5	6.7	1.5	6.2	ns



SCBS203C - AUGUST 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated