SN54ABT853 . . . JT OR W PACKAGE

SN74AB

SCBS198E – FEBRUARY 1991 – REVISED MAY 1997


- State-of-the-Art *EPIC*-II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- High-Impedance State During Power Up and Power Down
- Parity-Error Flag With Parity Generator/Checker
- Latch for Storage of Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

#### description

The 'ABT853 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT853 transceivers provide true data at their outputs.

	)B, DW, (TOP VI		OR PW PACKAGE
OEA [ A1 [ A2 [ A3 ] A4 [ A5 [ A6 ] A7 [ ERR ]	1 2 3 4 5 6 7 8 9 10	24 23 22 21 20 19 18 17 16 15	V <sub>CC</sub>   B1   B2   B3   B4   B5   B6   B7   B8   PARITY
CLR [ GND [	11 12	14 13	] OEB ] LE

#### SN54ABT853 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS198E - FEBRUARY 1991 - REVISED MAY 1997

#### description (continued)

The SN54ABT853 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT853 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	FUNCTION TABLE										
INPUTS					OUTPUTS AND I/Os						
OEB	OEA	CLR	LE	<b>Α</b> ί Σ <b>ΟF Η</b>	Βi <sup>†</sup> Σ <b>OF H</b>	Α	В	PARITY	ERR‡	FUNCTION	
L	н	х	х	Odd Even	NA	NA	А	L H	NA	A data to B bus and generate parity	
н	L	х	L	NA	Odd Even	в	NA	NA	H L	B data to A bus and check parity	
Н	L	Н	Н	NA	Х	Х	NA	NA	NC	Store error flag	
Х	Х	L	Н	Х	Х	Х	NA	NA	Н	Clear error flag register	
н	н	H L X X	H H L L	X X L Odd H Even	х	Z	Z	Z	NC H H L	Isolation§ (parity check)	
L	L	х	Х	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity	


NA = not applicable, NC = no change, X = don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup>Output states shown assume ERR was previously high.

§ In this mode, ERR (when clocked) shows inverted parity of the A bus.


#### logic symbol¶



 $\P$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



SCBS198E - FEBRUARY 1991 - REVISED MAY 1997



logic diagram (positive logic)

Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.


INPUTS		INTERNAL OUTPUT TO DEVICE PRESTATE			FUNCTION
CLR	LE	POINT P	ERR <sub>N-1</sub> †		
,	-	L	х	L	Pass
-	-	Н	Х	Н	1 455
		L	Х	X L	
н	L	Х	L	L	Sample
		н	н	н	
L	Н	Х	Х	Н	Clear
нн		х	L	L	Store
	П	н х	Н	Н	Store

#### ERROR-FLAG FUNCTION TABLE

<sup>†</sup> The state of ERR before changes at CLR, LE, or point P



SCBS198E - FEBRUARY 1991 - REVISED MAY 1997



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		
Input voltage range, VI (except I/O ports) (see	Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, V <sub>O</sub>	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN	54ABT853	
SN	74ABT853	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–18 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)		–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	: DB package	104°C/W
	DW package	
	N package	
	PW package	120°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS198E - FEBRUARY 1991 - REVISED MAY 1997

### recommended operating conditions (see Note 3)

			SN54A	BT853	SN74A	LINUT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
VOH	High-level output voltage	ERR		5.5		5.5	V
ЮН	High-level output current	Except ERR		-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS198E - FEBRUARY 1991 - REVISED MAY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CONDITIONS		L I	T <sub>A</sub> = 25°C			SN54ABT853		SN74ABT853		
FA	RAMETER	TEST CO		MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2			V	
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5			
Val	All outputs	$V_{CC} = 5 V,$	I <sub>OH</sub> = -3 mA	3			3		3		v	
VOH	except ERR	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2			MAX      -1.2      -1.2      0.55      50      ±10      ±50      ±50      ±50      ±50      ±50      ±50      100      ±50      100      ±50      100      ±50      100      500      -100      500      -200#      250      38      250      1.5      50	v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v	
V <sub>hys</sub>					100						mV	
IOH	ERR	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			50		50		50	μA	
tı	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = VCC or GND			±1		±1		±1	μA	
'I	A or B ports	VCC = 3.5 V,				±100		±100		MAX      -1.2      -1.2      0.55      50      ±10      ±50      ±50      ±50      ±50      ±50      100      ±50      38      250      38      250      1.5      50	μΛ	
IOZPU <sup>-</sup>	ŧ	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{O}$	E = X			±50		±50		±50	μA	
IOZPD <sup>3</sup>	ŧ	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V}, \overline{O}$	E = X			±50		±50		±50	μA	
lozн§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μA	
Iozl§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μA	
loff		V <sub>CC</sub> = 0,	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100				±100	μA	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA	
۱ <sub>0</sub> ¶		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200#	-50	-200#	-50	-200#	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		450		250	μA	
ICC	A or B ports	$I_{O} = 0,$	Outputs low		24	38		38		38	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		450		250	μA	
	Detairset	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA	
∆ICC	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μA	
	Control inputs	$V_{CC} = 5.5 V$ , One input Other inputs at $V_{CC}$ o				1.5		1.5		1.5	mA	
Ci	Control inputs	VI = 2.5 V or 0.5 V			4.5						pF	
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			10.5						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> This parameter is characterized, but not production tested.

 $\$  The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.  $\$  Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup> This data sheet limit can vary among suppliers.

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS198E - FEBRUARY 1991 - REVISED MAY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = ±0.3	3.3 V, 3 V	SN54ABT853		SN74ABT853		UNIT	
		-	MIN	MAX	MIN	MAX	MIN	MAX		
t Dulas duration	Pulse duration	LE high or low	3.5		3.5		8.5		ns	
tw	Pulse duration	CLR low	4		4		4			
		B or PARITY before $\overline{\text{LE}}\downarrow$	9.4†		10.2		9.4†			
t <sub>su</sub>	Setup time	CLR before $LE\downarrow$	2		2		2		ns	
	Lold time	B or PARITY after $LE\downarrow$	0		0		0			
th	Hold time $\overline{\text{CLR}}$ after $\overline{\text{LE}}\downarrow$	3		3		3		ns		

<sup>†</sup>This data sheet limit can vary among suppliers.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			SN54ABT853		SN74ABT853		UNIT
		(001F01)	MIN	TYP MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.2	4.8	1.2	6.4	1.2	5.3	ns
<sup>t</sup> PHL	AOIB	BUR	1	4.8†	1	5.4	1	5.3†	115
<sup>t</sup> PLH	•	PARITY	2.1	9.5	2.1	13.3	2.1	11.2	ns
<sup>t</sup> PHL	А	FANITI	2.5	9.7	2.5	11	2.5	11	115
<sup>t</sup> PLH	ŌĒ	PARITY	1.8	8.5	1.8	13.6	1.8	10.5	ns
<sup>t</sup> PHL	ÛE	PARITI	2.3	8.6	2.3	11.7	2.3	10	115
<sup>t</sup> PLH	CLR	ERR	1	5.5	1	6.3	1	6.2	ns
<sup>t</sup> PLH	LE	E ERR	1.8	5.1	1.8	6.1	1.8	6	ns
<sup>t</sup> PHL	LE		1†	5.8	1†	6.7	1	6.6	115
<sup>t</sup> PLH	B or PARITY	EDD	2	10.1	2	11.8	2	11.7	ns
<sup>t</sup> PHL	B OF PARIER	ERR	2.2†	11.5	2.2†	12.9	2.2†	12.8	115
<sup>t</sup> PZH	OE	A or B or PARITY	1	5.8†	1	8.8	1	6.7†	20
<sup>t</sup> PZL	UE		1.5†	5.8	1.5†	9.8	1.5†	6.7	ns
<sup>t</sup> PHZ	ŌĒ	A or B or PARITY	1.8†	7.3	1.8†	9.5	1.8†	7.9	20
<sup>t</sup> PLZ			2.1†	7.2	2.1†	8.2	2.1†	8.1	ns

<sup>†</sup> This data sheet limit can vary among suppliers.



SCBS198E - FEBRUARY 1991 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated