SN54ABT544, SN74ABT544 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS189 - FEBRUARY 1991 - REVISED JULY 1993


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

description


The 'ABT544 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (\overline{LEAB}\) or \overline{LEBA}\) and output-enable (\overline{OEAB}\) or \overline{OEBA}\) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA, LEBA, and OEBA inputs.

SN54ABT544 . . . JT PACKAGE SN74ABT544 . . . DB, DW, OR NT PACKAGE (TOP VIEW)



SN54ABT544 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT544 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT544 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT544 is characterized for operation from -40° C to 85° C.


EPIC-IIB is a trademark of Texas Instruments Incorporated.

FUNCTION TABLE†

	OUTPUT			
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Х	Z
L	Χ	Н	Χ	Z
L	Н	L	Χ	в ₀ ‡
L	L	L	L	Н
L	L	L	Н	L

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.


logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

[‡] Output level before the indicated steady-state input conditions were established.

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT544	96 mA
SN74ABT544	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air): DB package	0.7 W
DW package	
NT package	1.3 W
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SN54ABT544, SN74ABT544 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS189 - FEBRUARY 1991 - REVISED JULY 1993

recommended operating conditions (see Note 2)

			SN54A	SN54ABT544		SN74ABT544	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage				2		V
VIL	Low-level input voltage			0.8		8.0	V
٧ _I	Input voltage		0	VCC	0	VCC	V
loн	High-level output current		-24 -32		mA		
lOL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			T _A = 25°C			SN54ABT544		SN74ABT544		
PARAMETER				MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$					-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3 \text{ mA}$ $V_{CC} = 5 \text{ V},$ $I_{OH} = -3 \text{ mA}$ $V_{CC} = 4.5 \text{ V},$ $I_{OH} = -24 \text{ mA}$ $V_{CC} = 4.5 \text{ V},$ $I_{OH} = -32 \text{ mA}$			2.5			2.5		2.5		
\/~··				3			3		3		V
VOH			1	2			2				
			4	2‡					2		
Voi	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA	I _{OL} = 48 mA 0.5		0.55		0.55			V	
VOL	$V_{CC} = 4.5 \text{ V},$				0.55‡				0.55	V I	
l ₁	V _{CC} = 5.5 V,		Control inputs			±1		±1		±1	
	$V_I = V_{CC}$ or GND		A or B ports			±100		±100		±100	μΑ
IOZH§	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$				50		50		50	μΑ	
I _{OZL} §	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$				-50		-50		-50	μΑ	
l _{off}	$V_{CC} = 0$, $V_I \text{ or } V_O \le 4.5 \text{ V}$				±100				±100	μΑ	
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50		50		50	μΑ
ΙΟ [¶]	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
	$V_{CC} = 5.5 \text{ V},$ $I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	A or B ports	Outputs high		1	250		250		250	μΑ
ICC			Outputs low		24	34#		34#		34#	mA
			Outputs disabled		0.5	250		250		250	μΑ
ΔICC	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	mA	
C _i	V _I = 2.5 V or 0.5 V		Control inputs		4						pF
C _{io}	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$ A or		A or B ports		7						pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$.



[‡] On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[§] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This data sheet limit may vary among suppliers.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated