### SN54ABT534, SN74ABT534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS187F - JANUARY 1991 - REVISED JANUARY 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

#### description


These 8-bit flip-flops with 3-state outputs are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK), the  $\overline{Q}$  outputs are set to the complement of the logic levels set up at the data (D) inputs.

SN54ABT534...J OR W PACKAGE SN74ABT534A...DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT534 . . . FK PACKAGE (TOP VIEW)



A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

 $\overline{\text{OE}}$  does not affect the internal operations of the flip-flop. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT534 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT534A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




SCBS187F - JANUARY 1991 - REVISED JANUARY 1997


#### **FUNCTION TABLE** (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	L
L	$\uparrow$	L	Н
L	H or L	Χ	$\overline{Q}_0$
Н	Х	Х	Z

### logic symbol†



#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT534	96 mA
SN74ABT534A	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DB package	115°C/W
DW package	
N package	67°C/W
PW package	128°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

SCBS187F - JANUARY 1991 - REVISED JANUARY 1997

#### recommended operating conditions (see Note 3)

			SN54A	BT534	SN74AB	T534A	UNIT
				MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH High-level input voltage		2		2		V	
VIL	V <sub>IL</sub> Low-level input voltage			0.8		0.8	V
٧ <sub>I</sub>	V <sub>I</sub> Input voltage		0	VCC	0	VCC	V
IOH	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
TA	Operating free-air temperature		<b>-</b> 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		7	T <sub>A</sub> = 25°(	С	SN54ABT534		SN74ABT534A		LINUT	
PARAMETER		1E31 CONDITI	ONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		
V	V <sub>C</sub> C = 5 V,	$I_{OH} = -3 \text{ mA}$		3			3		3		V
VOH	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 m/	١	2			2				<b>¬</b> ′
	VCC = 4.5 V	$I_{OH} = -32 \text{ m/s}$	1	2*					2		
Voi	Vac. 45 V	$I_{OL} = 48 \text{ mA}$				0.55		0.55			٧
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA				0.55*				0.55	٧
V <sub>hys</sub>					100						mV
lį	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or $C$	SND			±1		±1		±1	μΑ
lozh	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V				10‡		10‡		10‡	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V				<b>-10</b> ‡		-10 <sup>‡</sup>		-10‡	μΑ
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5$	5 V			±100				±100	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
ΙΟ <sup>§</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V		-50	-100	-180‡	-50	-180‡	-50	-180‡	mA
	.,,		Outputs high		1	250		250		250	μΑ
Icc	$V_{CC} = 5.5 \text{ V}, \text{ I}_{C}$ $V_{I} = V_{CC} \text{ or GI}$		Outputs low		24	30		30		30	mA
	AL = ACC OLGIND		Outputs disabled		0.5	250		250		250	μΑ
ΔI <sub>CC</sub> ¶	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci	$V_I = 2.5 \text{ V or } 0.$	V <sub>I</sub> = 2.5 V or 0.5 V			3.5						pF
Co	$V_0 = 2.5 \text{ V or } 0$	0.5 V			6.5						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> This data sheet limit may vary among suppliers.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $<sup>\</sup>P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

### SN54ABT534, SN74ABT534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS187F - JANUARY 1991 - REVISED JANUARY 1997

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

					SN54ABT534				
			V <sub>CC</sub> =	= 5 V, 25°C	MIN	MAX	UNIT		
			MIN	MAX					
fclock	Clock frequency			125		125	MHz		
t <sub>W</sub>	Pulse duration	CLK high or low	3.5		3.5		ns		
t <sub>su</sub>	Setup time, data before CLK↑	High or low	1.6		1.6		ns		
t <sub>h</sub>	Hold time, data after CLK↑	High or low	1.6		1.6		ns		

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN74ABT534A				
			V <sub>CC</sub> =	= 5 V, 25°C	MIN	MAX	UNIT	
			MIN	MAX				
f <sub>clock</sub>	Clock frequency			125		125	MHz	
t <sub>W</sub>	Pulse duration	CLK high or low	3.5		3.5		ns	
t <sub>su</sub>	Setup time, data before CLK↑	High or low	1.6		1.6		ns	
t <sub>h</sub>	Hold time, data after CLK↑	High or low	2†		2†		ns	

<sup>†</sup> This data sheet limit may vary among suppliers.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			125	175		125		MHz
t <sub>PLH</sub>	CLK	ĪQ	2.6	4.5	6.1	2.6	7	ns
<sup>t</sup> PHL		Q	3.4	5.5	6.7	3.4	7.9	115
<sup>t</sup> PZH	ŌĒ	_	1	3.4	5.2	1	5.8	ns
tPZL	OE	Q	2.6	4	5.8	2.6	7	115
<sup>t</sup> PHZ	ŌĒ	Īα	2.4	4.7	6.6	2.4	7.6	ns
t <sub>PLZ</sub>	OE .	ų L	2.3	3.8	5.8	2.3	6.8	115

### SN54ABT534, SN74ABT534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS187F - JANUARY 1991 - REVISED JANUARY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
fmax			125	175		125		MHz
<sup>t</sup> PLH	CLK	Īα	2.6	4.5	5.9	2.6	6.7	ns
<sup>t</sup> PHL		Q	3.4	5.5	6.7	3.4	7.6	115
<sup>t</sup> PZH	ŌĒ	Īα	1	3.4	4.2	1	5	ns
<sup>t</sup> PZL	OE	Q	2.6	4	5.8	2.6	6.8	115
<sup>t</sup> PHZ	<del>OE</del>	Īα	2.4	4.7	6.6	2.4	7.3	ns
t <sub>PLZ</sub>	OE OE	ų ų	2.3	3.8	5.8	2.3	6.5	115

SCBS187F – JANUARY 1991 – REVISED JANUARY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated