SCBS183C - FEBRUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

description

The 'ABT126 bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


SN54ABT126 ... J PACKAGE SN74ABT126 . . . D, DB, OR N PACKAGE (TOP VIEW) 10E 14 V_{CC} 13 40E 1A 🛙 2 1Y [12 🛛 4A 3 20E 🛛 4 11 🛛 4Y 2A 🛛 5 10 1 3OE



2Y |

6

9 🛛 3A



NC - No internal connection

The SN54ABT126 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT126 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each buffer)								
INP	UTS	OUTPUT						
OE	Α	Y						
Н	Н	Н						
н	L	L						
L	Х	Z						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

1


SCBS183C - FEBRUARY 1991 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	
Voltage range applied to any output in the high or power-off state, Vo	
Current into any output in the low state, I _O : SN54ABT126	
SN74ABT126	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W
DB package	158°C/W
N package	
Storage temperature range, T _{stg}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS183C - FEBRUARY 1991 - REVISED MAY 1997

recommended operating conditions (see Note 3)

		SN54ABT126		SN74ABT126		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	N	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V
ЮН	High-level output current	7	~ –24		-32	mA
IOL	Low-level output current	JUG	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	701	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	Q 200		200		μs/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		T _A = 25°C			SN54ABT126		SN74ABT126			
PARAMETER			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
	V _{CC} = 4.5 V,	I _{OH} = –3 mA	2.5			2.5		2.5			
Maria	V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		v	
Vон		I _{OH} = -24 mA	2			2				V	
	V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2			
Ve	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL V	VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v	
V _{hys}				100			2			mV	
lj	$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC}$ or GND			±1		/±1		±1	μA	
IOZPU [‡]	$V_{CC} = 0$ to 2.1 V, $V_O = 0.5$ V to 2.7 V, OE = X§				±50		±50		±50	μA	
IOZPD [‡]	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V, OE} = X$				±50	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	کے ±50		±50	μΑ	
IOZH	V_{CC} = 2.1 V to 5.5 V, V_{O} = 2.7 V, OE \leq 0.8 V				10	ς Ω	10		10	μA	
IOZL	V_{CC} = 2.1 V to 5.5 V, V_{O} = 0.5 V, OE \leq 0.8 V				-10	90	-10		-10	μA	
l _{off}	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100	54			±100	μA	
ICEX	V_{CC} = 5.5 V, V_{O} = 5.5 V	Outputs high			50		50		50	μA	
۱ _О ¶	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
ICC	$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs high		1	250		250		250	μA	
		Outputs low		24	30		30		30	mA	
		Outputs disabled		0.5	250		250		250	μA	
Alee#	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA	
∆I _{CC} #	Other inputs at V _{CC} or GND	Outputs disabled			50		50		50	μΑ	
Ci	V _I = 2.5 V or 0.5 V			3						pF	
Co	V _O = 2.5 V or 0.5 V			7						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] This parameter is characterized, but not production tested.

§ For V_{CC} between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

¶Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS183C - FEBRUARY 1991 - REVISED MAY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит) -	V _{CC} = 5 V, T _A = 25°C			SN54ABT126		SN74ABT126		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A	Y	1	2.9	4.9	1	7.3	1	6.3	ns
^t PHL			1	2.5	5.1	1	5.9	1	5.7	
^t PZH	OE	OE Y	1	4.4	5.8	1/	5.3	1	6.5	ns
^t PZL			1	4.4	5.9	377	6.4	1	6.5	
^t PHZ	OE	v	1	3	5.7	01	6.9	1	6.8	
^t PLZ	UE UE	ſ	1	3	5.8	Q 1	7.2	1	6.7	ns

NOTE 4: Limits may vary among suppliers.



SCBS183C - FEBRUARY 1991 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. All input puises are supplied by generators naving the following characteristics: PRR \leq 10 MHz, $ZO = 50 \Omega$, $t_{f} \leq 2.5$ ns, $t_{f} \leq 2.5$ ns

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated