SCBS182E - FEBRUARY 1997 - REVISED MAY 1997


- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- **High-Impedance State During Power Up** and Power Down
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs

#### description


The 'ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However. to ensure the high-impedance state above 2.1 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT125 . . . J OR W PACKAGE SN74ABT125...D, DB, N, OR PW PACKAGE (TOP VIEW)



SN54ABT125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ABT125 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT125 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE** (each buffer)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC-IIB is a trademark of Texas Instruments Incorporated



## SN54ABT125, SN74ABT125 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS


SCBS182E - FEBRUARY 1997 - REVISED MAY 1997


## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

### logic diagram (positive logic)





Pin numbers shown are for the D, DB, J, N, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, VO	
Current into any output in the low state, Io: SNS	54ABT125	96 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		
Package thermal impedance, θ <sub>JA</sub> (see Note 2):		
	DB package	
	N package	78°C/W
	PW package	170°C/W
Storage temperature range, T <sub>sta</sub>		–65°C to 150°C

<sup>\$</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stressratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

## recommended operating conditions (see Note 3)

		SN54ABT125		SN74ABT125		UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
IOH	High-level output current		-24		-32	mA
loL	Low-level output current		48		64	mA
Δt/Δν	Input transition rise or fall rate		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	<b>-</b> 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182E - FEBRUARY 1997 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT125		SN74ABT125		UNIT	
				MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5				
\ \ <sub>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</sub>		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH	V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V		
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
V <sub>hys</sub>				100						mV		
IĮ		$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
$I_{OZPU}^{\ddagger}$ $V_{CC} = 0 \text{ to } 2.1 \text{ V, } V_{O}$		$V_{CC} = 0$ to 2.1 V, $V_{O} = 0$				±50		±50		±50	μΑ	
$I_{OZPD}^{\ddagger}$ $V_{CC} = 2.1 \text{ V to } 0, V_{O} = 2.1 \text{ V}$		$V_{CC} = 2.1 \text{ V to } 0, V_{O} =$	$0.5 \text{ V to } 2.7 \text{ V}, \overline{\text{OE}} = X$			±50		±50		±50	μΑ	
I <sub>OZH</sub> V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>C</sub>		$V_O = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$			10		10		10	μΑ		
		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_O = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$			-10		-10		-10	μΑ	
$I_{\text{off}}$ $V_{\text{CC}} = 0$ ,		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
I <sub>O</sub> §		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.5 V	-50	-100	-200¶	-50	-200¶	<del>-</del> 50	-200¶	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μΑ	
ICC		$I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs low		24	30		30		30	mA	
			Outputs disabled		0.5	250		250		250	μΑ	
	Data inputs		Outputs enabled			1.5		1.5		1.5	mA	
Δl <sub>CC</sub> #			Outputs disabled			0.05		0.05		0.05		
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5		
C <sub>i</sub> V <sub>I</sub> = 2.5 V or 0.5 V				3						pF		
Co		V <sub>O</sub> = 2.5 V or 0.5 V			7						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This limit may vary among suppliers.

<sup>#</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCBS182E - FEBRUARY 1997 - REVISED MAY 1997


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO VCC =		CC = 5 V 4 = 25°C	C = 5 V, = 25°C		SN54ABT125		SN74ABT125	
	(INPUT) (OUTPUT)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub> †	А	V	1	3.2	4.6	1	6	1	4.9	ns
t <sub>PHL</sub> †		T	1	2.5	4.6	1	6.2	1	4.9	
t <sub>PZH</sub> †	ŌĒ	Y	1	3.6	5	1	6	1	5.9	ns ns
t <sub>PZL</sub> †			1	2.5	6.2	1	7.5	1	6.8	
<sup>t</sup> PHZ	ŌĒ	V	1	3.8	5.4	1	6.3	1	6.2	ns I
t <sub>PLZ</sub> †		OE f	1	3.3	5.3	1	6.5	1	6.2	

<sup>†</sup> This limit may vary among suppliers.

SCBS182E - FEBRUARY 1997 - REVISED MAY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated