SCBS178I – AUGUST 1992 – REVISED JUNE 1997

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V_{CC} Minimizes Signal Distortion During Live Insertion or Withdrawal
- High-Impedance State During Power Up and Power Down

- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL Input Structures Incorporate Active Clamping to Aid in Line Termination
- Package Options Include High-Power Shrink Quad Flat (PCA) Package With 0.5-mm Pin Pitch and Ceramic Quad Flat (HQA) Package



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS178I – AUGUST 1992 – REVISED JUNE 1997

description

The 'FB1650 contain two 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE Std 1194.1-1991.

The \overline{B} port operates at BTL-signal levels. The open-collector \overline{B} ports are specified to sink 100 mA. Two output enables (OEB and \overline{OEB}) are provided for the \overline{B} outputs. When OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.1 V, the \overline{B} port is turned off.

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \overline{B} port when the A-port output enable (OEA) is high. When OEA is low or when V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

The SN54FB1650 is characterized for operation over the full military temperature range of –55°C to 125°C.The SN74FB1650 is characterized for operation from 0°C to 70°C.

	TRANSCEIVER										
	INP	UTS		FUNCTION							
OEA	OEA	OEB	OEB	FUNCTION							
Х	Х	Н	L	A data to B bus							
L	Н	Х	Х	B data to A bus							
L	Н	Н	L	\overline{A} data to B bus, \overline{B} data to A bus							
Х	Х	L	Х	B-bus isolation							
х	Х	Х	н	B-bus isolation							
Н	Х	Х	Х								
x	L	Х	Х	A-bus isolation							

Function Tables

STORAGE MODE

1	INP	UTS	FUNCTION
	LE	CLK	FUNCTION
	Н	Х	Transparent
	L	\uparrow	Store data
	L	L	Storage



SCBS178I - AUGUST 1992 - REVISED JUNE 1997



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCBS178I - AUGUST 1992 - REVISED JUNE 1997

recommended operating conditions (see Note 2)

			SN	SN54FB1650			SN74FB1650			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC,} BG V _{CC} , BIAS V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
\/	High-level input voltage	B port	1.62		2.3	1.62		2.3	v	
VIH	High-level linput voltage	Except B port	2	2		2	2		v	
VIL		B port	0.75	PE PE	1.47	0.75		1.47	v	
	Low-level input voltage	Except B port		7	0.8			0.8	v	
IIК	Input clamp current			ςς Γ	-18			-18	mA	
Iон	High-level output current	A port	Ó	22	-3			-3	mA	
lOL		A port	2		24			24	~ ^	
	Low-level output current	B port			100			100	mA	
Т _А	Operating free-air temperature		-55		125	0		70	°C	

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range

		1			154FB16	50	SN			
	PARAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT
Maria	B port	V _{CC} = 4.5 V,	lı = -18 mA			-1.2			-1.2	V
VIK	Except B port	V _{CC} = 4.5 V,	lı = -40 mA			-0.5			-0.5	v
Val	AO port		$I_{OH} = -1 \text{ mA}$							V
VOH	AO poit	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.5	3.3		2.5	3.3		v
	AO port	V _{CC} = 4.5 V,	I _{OL} = 24 mA		0.35	0.5		0.35	0.5	
VOL	B port	V _{CC} = 4.5 V	I _{OL} = 80 mA	0.75		1.1	0.75		1.1	V
	в роп	VCC = 4.5 V	I _{OL} = 100 mA			1.15			1.15	
lj	Except B port	V _{CC} = 5.5 V,	V _I = 5.5 V			50			50	μA
IH _t t	Except B port	V _{CC} = 5.5 V,	VI = 2.7 V			50			50	μA
. +	Except B port	V _{CC} = 5.5 V,	VI = 0.5 V			-50			-50	۸
'IL‡	B port	V _{CC} = 5.5 V,	V _I = 0.75 V		25	-100			-100	μA
lozh	AO port	V _{CC} = 5.5 V,	V _O = 2.7 V		7	50			50	μA
IOZL	AO port	V _{CC} = 5.5 V,	V _O = 0.5 V		20	-50			-50	μA
IOZPU [§]	AO port	$V_{CC} = 0$ to 2.1 V,	$V_{\mbox{O}}$ = 0.5 V to 2.7 V	0.	3	50			50	μA
IOZPD [§]	AO port	V _{CC} = 2.1 V to 0,	$V_{\mbox{O}}$ = 0.5 V to 2.7 V	54		-50			-50	μA
ЮН	B port	$V_{CC} = 0$ to 5.5 V,	V _O = 2.1 V			100			100	μA
los¶	A port	V _{CC} = 5.5 V,	VO = 0	-30		-150	-30		-150	mA
1	A port to B port		1- 0			100			100	4
ICC	B port to A port	V _{CC} = 5.5 V,	IO = 0			120			120	mA
0	AI port			5.5		5.5			- F	
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		5.5		5.5			pF	
Co	AO ports	$V_{O} = V_{CC} \text{ or } GND$			5.5			5.5		pF
C _{io} §	B port per IEEE Std 1194.1-1991	V _{CC} = 0 to 5.5 V				5.5			5.5	pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ This parameter is warranted but not production tested.

 \P Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS178I - AUGUST 1992 - REVISED JUNE 1997

live-insertion specifications over recommended operating free-air temperature range

PARAMETER			TEST CONDITIONS	SN54FB1650		SN74F	UNIT	
FARA	MEIER		TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
		$V_{CC} = 0$ to 4.5 V	V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V		450		450	μA
ICC (DI)	$I_{CC} (BIAS V_{CC}) \qquad V_{CC} = 4.5 V$		VB = 0.02 V, VI (BIAS VCC) = 4.5 V 10.5.5 V		<u>4</u> 10	10		μΑ
Vo	B port	$V_{CC} = 0,$	V_{I} (BIAS V_{CC}) = 5 V	1.62	2.1	1.62	2.1	V
		$V_{CC} = 0$,	$V_B = 1 \text{ V},$ $V_I (BIAS V_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$	3		-1		
ю	B port	$V_{CC} = 0$ to 5.5 V,	OEB = 0 to 0.8 V	00	100		100	μA
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V	40	100		100	

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			Voo - 5 V								
			$V_{CC} = 5 V,$ $T_{A} = 25^{\circ}C$ SN541			SN54FB1650		T _A = 0°C to 70°C		T _A = -40°C to 85°C	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN†	MAX†	
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK or LE		3.3		3.3	751	3.3		3.3		ns
+	t _{SU} Setup time	Data before LE	4.8		5.5	Q.	4.8		5.5		ns
۲su		Data before CLK↑	4.9		5.5		4.9		5.5		115
	Data after LE	1.8		J .8		1.8		1.8			
th	W Pulse duration, CLK or LE	Data after CLK1	1.1		Q 1.1		1.1		1.1		ns

[†] These parameters are warranted but not production tested.



SCBS178I - AUGUST 1992 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5 V$, ONE AFRACE									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			SN54FB1650		T _A = 0°C to 70°C		T _A = −40°C to 85°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN†	MAX [†]	
fmax			150			150		150		150		MHz
^t PLH	AI	=	1.8	3.7	5.3	1.8	6.6	1.8	6.2	1.8	6.3	
^t PHL		В	2.9	4.4	6	2.9	7.3	2.9	7.2	2.9	7.2	ns
^t PLH	LEAB	B	2.7	4.2	5.8	2.7	6.9	2.7	6.4	2.7	6.5	
^t PHL	LEAD	В	3.5	5	6.5	3.5	7.5	3.5	7.3	3.5	7.3	ns
^t PLH	CLKAB	B	2.3	3.9	5.5	2.3	6.5	2.3	6	2.3	6.1	ns
^t PHL	CLKAB	В	2.9	4.5	6.1	2.9	6.8	2.9	6.7	2.9	6.7	115
^t PLH	B	AO	3.5	5.9	7.9	3.5	9.7	3.5	8.6	3.5	8.9	ns
^t PHL	В	70	2.2	3.7	5.3	2.2	6	2.2	5.7	2.2	5.8	115
^t PLH	LEBA	AO	1.8	3.2	4.6	1.8	5.4	1.8	5.1	1.8	5.2	ns
^t PHL		70	1.7	3	4.4	1.7	5.1	1.7	4.7	1.7	4.8	115
^t PLH	CLKBA	AO	1.8	3.1	4.6	1.8	5.4	1.8	5.1	1.8	5.1	ns
^t PHL	CERBA	AO	1.7	3.1	4.6	1.7	5.3	1.7	4.9	1.7	5	
^t PLH	OEB	B	2.7	4.6	6.4	2.7	7.4	2.7	6.7	2.7	7	ns
^t PHL		В	2.9	4.1	5.9	2.9	6.8	2.9	6.6	2.9	6.6	
^t PLH	OEB	B	2.6	4.3	6.2	2.6	7.2	2.6	6.6	2.6	6.7	ns
^t PHL			3.4	4.6	6.4	3.4	7.2	3.4	7	3.4	7	
^t PZH	OEA	AO	1.4	2.9	4.4	2 ⁹ .4	5.3	1.4	4.9	1.4	5	ns
^t PZL	OLA	///0	1.4	2.6	4	1 .4	4.9	1.4	4.6	1.4	4.7	
^t PHZ	OEA	AO	1.7	3.4	5.1	1.7	5.9	1.7	5.8	1.7	5.8	ns
^t PLZ	OLA	///0	2.2	3.6	5	2.2	5.8	2.2	5.5	2.2	5.6	110
^t PZH	OEA	AO	1.7	3.3	4.7	1.7	5.9	1.7	5.5	1.7	5.6	ns
^t PZL	OLA	///	1.7	3.1	4.4	1.7	5.4	1.7	5.1	1.7	5.2	110
^t PHZ	OEA	AO	1.5	2.9	4.5	1.5	5.2	1.5	5.1	1.5	5.1	ns
^t PLZ			2	3.1	4.6	2	5	2	4.8	2	4.8	
^t sk(p) [‡]	Skew for any sing tPHL - tPLH , A			1								ns
^t sk(o) [‡]	Skew between drivers in the same package, AI to B or B to AO			0.5								ns
t _t	B outputs (1.3 V	to 1.8 V)	0.9	1.7	3.1	0.3	6.8	0.5	4.6	0.5	4.6	ns
Transition time	AO outputs (10%	o to 90%)	0.5	2	3.6	0.3	4.3	0.4	4.2	0.4	4.2	115
B-port input puls	e rejection		1			1		1		1		ns

[†] These parameters are warranted but not production tested.

[‡] Skew values are applicable for through mode only.



SCBS178I - AUGUST 1992 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns,
 - t_f ≤ 2.5 ns; BTL inputs: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_f \le 2.5$ ns, $t_f \le 2.5$ ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated