SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

Compatible With IEEE Std 1194.1-1991 . BIAS V_{CC} Minimizes Signal Distortion (BTL) **During Live Insertion or Withdrawal** TTL A Port, Backplane Transceiver Logic **B-Port Biasing Network Preconditions the** (BTL) B Port Connector and PC Trace to the BTL **High-Level Voltage** Open-Collector B-Port Outputs Sink 100 mA **TTL-Input Structures Incorporate Active Clamping to Aid in Line Termination** Isolated Logic-Ground and Bus-Ground Pins Reduce Noise Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) High-Impedance State During Power Up Package and Power Down SN54FB2031 ... WD PACKAGE SN74FB2031 . . . RC PACKAGE (TOP VIEW) (TOP VIEW) 200 48 0EB OEBL BIAS OEA OEB OEB TCK VCC TMS GND A2 GND A1 V_{CC} 47 🛛 TCK OEA 2 B 46 🛛 V_{CC} BIAS V_{CC} 43 V_{CC}L 45 TMS 52 51 50 49 48 47 46 45 44 43 42 41 40 4 GND 44 🛛 GND 39 GND A1 5 B2 43 B1 A3 2 38 GND 6 GND 3 37 GND 42 GND A2 17 41 B2 A4 4 36 B3 A3 8 GND 5 35 GND GND 9 40 GND 39 B3 6 34 B4 A5 A4 🛛 10 38 GND GND 7 33 GND A5 🛛 11 37 B4 A6 8 | 32 B5 GND 12 GND 9 31 GND 36 GND A6 1 13 35 B5 A7 🛛 10 30 B6 A7 L 14 34 GND GND 11 29 GND GND 15 A8 12 28 **B**7 33 B6 A8 🛛 16 GND 13 32 GND 27 GND A9 🛛 17 14 15 16 17 18 19 20 21 22 23 24 25 26 31 B7 SEL1 18 V_{CC} LCB GND SEL0 30 GND LCB 19 S 29 B8 BG V_{CC} [20 ß ß 28 GND LCA 21 27 B9 BG GND 22 26 V_{CC} SEL0 23 25 🛛 TDI TDO 24

description

The 'FB2031 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE Std 1194.1-1991.

The \overline{B} port operates at BTL-signal levels. The open-collector \overline{B} ports are specified to sink 100 mA. Two output enables (OEB and \overline{OEB}) are provided for the \overline{B} outputs. When OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.1 V, the \overline{B} port is turned off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

description (continued)

The A port operates at TTL signal levels. The A outputs reflect the inverse of the data at the \overline{B} port when the A-port output enable (OEA) is high. When OEA is low or V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

Pins are allocated for the 4-wire IEEE Std 1149.1 (JTAG) test bus. TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG $V_{\mbox{CC}}$ and BG GND are the supply inputs for the bias generator.

To ensure the high-impedance state during power up or power down, the A port should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54FB2031 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74FB2031 is characterized for operation from 0°C to 70°C.

TRANSCEIVER INPUTS FUNCTION OEB OEB OEA L Н L A data to B bus н L Х B data to A bus Н Х н A data to B bus, B data to A bus н н L L L Х Isolation L. Х Н

Function Tables

STORAGE MODE

LCA, LCB	RESULT					
0	Transparent					
1	Latches latched					
\uparrow	Flip-flops triggered					

		SELECT	
SEL1	SEL0	MUX B→A	
0	0	Latch	Latch
0	1	Through	Through
1	0	Flip-flop	Flip-flop
1	1	Flip-flop	Latch



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997



functional block diagram

To Eight Other Channels

Pin numbers shown are for the RC package.



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_{I} : Except \overline{B} port \overline{B} port Voltage range applied to any \overline{B} output in the disabled or power-off state, V_{O} Voltage range applied to any output in the high state, V_{O} Input clamp current, I_{IK} : Except \overline{B} port \overline{B} port Current applied to any single output in the low state, I_{O} : A port \overline{B} port Package thermal impedance, θ_{JA} (see Note 1): RC package	1.2 V to 7 V 1.2 V to 3.5 V 0.5 V to 3.5 V 0.5 V to V _{CC} 40 mA 18 mA
Storage temperature range, T _{stg}	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 2)

				154FB20	31	SN	74FB20	31	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC,} BIAS V _{CC} , BG V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
Maria	Llich lovel input veltage	B port	1.62*		2.3	1.62		2.3	v
VIH	High-level input voltage	Except B port	2			2			
Ma	Low-level input voltage	B port	0.75		1.47*	0.75		1.47	V
VIL		Except B port			0.8			0.8	v
ЮН	High-level output current	A port			-3			-3	mA
		A port			24			24	~
IOL	Low-level output current	B port			100			100	mA
T _A	Operating free-air temperature		-55		125	0		70	°C

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

		TEST CO			SN54FB2031		SN74FB2031			UNIT
PARAMETER		TEST CO	TEST CONDITIONS		TYP†	MAX	MIN	TYP†	MAX	UNIT
Vier	B port	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
VIK	Except B port	V _{CC} = 4.5 V,	I _I = -40 mA			-0.5			-0.5	v
Vон	A port	V _{CC} = 4.5 V	I _{OH} = -1 mA		3.2					v
vОн	Apon	VCC = 4.5 V	I _{OH} = -3 mA	2.5	3.3		2.5	3.3		v
	A port	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.31					
Va	Apon	VCC = 4.5 V	I _{OL} = 24 mA		0.35	0.5		0.35	0.5	v
VOL	-	V _{CC} = 4.5 V	I _{OL} = 80 mA	0.70		1.2	0.75		1.1	
	B port	$v_{\rm CC} = 4.5 v$	I _{OL} = 100 mA			1.15			1.15	
կ	Except B port	V _{CC} = 5.5 V,	V _I = 5.5 V			50			50	μΑ
чн‡	Except B port	V _{CC} = 5.5 V,	V _I = 2.7 V			50			50	μA
. +	Except B port		V _I = 0.5 V			-50			-50	
IIL‡	B port	V _{CC} = 5.5 V	V _I = 0.75 V			-100			-100	μA
IOZH	A port	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V _O = 2.7 V			50			50	μΑ
IOZL	A port	V _{CC} = 2.1 V to 5.5 V,	$V_{O} = 0.5 V$			-50			-50	μΑ
IOZPU [§]	A port	$V_{CC} = 0$ to 2.1 V,	V_{O} = 0.5 V to 2.7 V			50			50	μA
IOZPD§	A port	V _{CC} = 2.1 V to 0,	V_{O} = 0.5 V to 2.7 V			-50			-50	μA
ЮН	B port	$V_{CC} = 0$ to 5.5 V,	V _O = 2.1 V			100			100	μA
los¶	A port	V _{CC} = 5.5 V,	V _O = 0	-30		-150	-30		-150	mA
laa	A port to B port					70			78	
ICC	B port to A port	V _{CC} = 5.5 V,	IO = 0	0		80			78	mA
Ci		VI = 0.5 V or 2.5 V				13		4.5		pF
	A port	V _O = 0.5 V or 2.5 V				13		8.5		
C _{io} §	B port per IEEE Std 1194.1-1991	$V_{CC} = 0$ to 5.5 V				12			6	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 \ddagger For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ This parameter is warranted but not production tested.

¶ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER			TEST CONDITIONS		B2031	SN74F	UNIT	
			TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
		V_{CC} = 0 to 4.5 V	$V_B = 0$ to 2 V, V_I (BIAS V_{CC}) = 4.5 V to 5.5 V		450		450	
ICC (DI)	AS V _{CC})	V_{CC} = 4.5 V to 5.5 V			10		10	μA
Vo	B port	$V_{CC} = 0,$	V_{I} (BIAS V_{CC}) = 5 V	1.62	2.1	1.62	2.1	V
		$V_{CC} = 0,$	$V_B = 1 \text{ V},$ $V_I (BIAS V_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$	-30		-1		
ю		$V_{CC} = 0$ to 5.5 V,	OEB = 0 to 0.8 V		100		100	μA
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V		100		100	



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54F	B2031	SN74F	B2031	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			0	150	0	150	MHz
tw	Pulse duration, LCA or LCB			3.3		3.3		ns
		Clock mode	Data before LCA↑	1.5		1.4		
+	Setup time		Data before LCB↑	2.8		2.8		ns
^t su		Latch mode	Data before LCA↑	1.1		1.1		115
			Data before LCB↑	2.4		2.4		
		Cleak made	Data after LCA↑	0.6		0.6		
4.	Hold time	Clock mode	Data after LCB↑	0		0		ns
^t h		Latch mode	Data after LCA↑	0.9		0.9		
			Data after LCB↑	0		0		



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

	PARAMETER	FROM (INPUT)			CC = 5 \ L = 25°C	/, C	MIN	МАХ	UNIT
				MIN	TYP	MAX			
f _{max}				150			150		MHz
^t PLH		А	B	1.2	4.5	7	1	8	20
^t PHL		(through mode)	В	1	4	6.7	0.8	7.8	ns
^t PLH		А	В	1.4	5	7.3	1.2	8.6	
^t PHL		(transparent)	В	1.2	4.5	7.2	1	8.3	ns
^t PLH		LCA	B	1.4	5.4	7.7	1	9.1	
^t PHL		LCA	В	1.6	5.1	7.9	1.1	9	ns
^t PLH			۵	1	3.7	7	0.7	7.9	
^t PHL		LCB	A	0.9	3.4	6.9	0.6	7.4	ns
^t PLH				0.7	3.8	6.4	0.5	7.9	
^t PHL		SEL1 or SEL0	A	0.8	3.5	6.3	0.6	7.1	ns
^t PLH			-	1.3	5.3	7.8	1.1	9.3	
^t PHL		SEL1 or SEL0	B	1.1	5.2	7.9	0.9	9.2	ns
^t PLH		B	٩	0.9	4	6.8	0.7	8.6	
^t PHL		(through mode)	A	1.1	3.4	6.9	0.6	7.6	ns
^t PLH		B	<u>^</u>	1	4.2	7.6	1	9	
^t PHL		(transparent)	A	1.4	3.9	7.4	1	8.2	ns
^t PLH		OEB or OEB	B	1	4.6	7.3	0.8	8.4	
^t PHL				1	4.3	6.9	0.6	8.2	ns
^t PZH		054		0.4	3.1	6.2	0.3	7.3	
t _{PZL}		OEA	A	0.4	2.7	6.1	0.3	7	ns
^t PHZ		054	٩	0.3	3.1	6.4	0.2	7.1	
^t PLZ		OEA	A	0.4	3.3	6.5	0.3	7.2	ns
	Skew for any single channel	А	В		0.5				
^t sk(p)	tPHL - tPLH	B	А		0.3				ns
	Skew between drivers in the	А	В		0.2				
^t sk(o)	same package	B	A		0.3				ns
	Transition time, B outputs (1.3			0.4	2	4.5	0.4	4.5	
tt Transition time, A outputs (1)				0.5	3.5	4.7	0	6.4	ns
B-port i	input pulse rejection	,		1			1		ns



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN74FB2031					
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V (CC = 5 V A = 25°C	/, :	MIN	МАХ	UNIT
				MIN	TYP	MAX			
fmax				150			150		MHz
^t PLH		А	B	3.7	4.5	5.9	3.2	6.6	
^t PHL		(through mode)	В	2.9	4	5.7	2.6	5.9	ns
^t PLH		А	В	4.1	5	6.5	3.6	7.3	ns
^t PHL		(transparent)	В	3.3	4.5	6.1	3	6.5	115
^t PLH		LCA	B	4.5	5.4	7	3.9	7.8	ns
^t PHL		LOA	D	4	5.1	6.7	3.4	7.4	115
^t PLH		LCB	А	2.8	3.7	4.7	1.9	6	ns
t _{PHL}		200		2.5	3.4	4.9	1.8	5.5	
^t PLH		SEL1 or SEL0	А	2.5	3.8	5.3	1.9	6.3	ns
^t PHL		SELT OF SELO	A	2.2	3.5	5.1	1.6	5.6	115
^t PLH		SEL1 or SEL0	B	4.1	5.3	6.9	3.7	7.8	ns
^t PHL		SELT OF SELU	D	3.7	5.2	6.9	3.3	7.7	115
^t PLH		B (through mode)	А	3.1	4	5.6	2.2	7.1	ns
^t PHL			~	2.6	3.4	4.9	1.4	5.7	115
^t PLH		в	А	3.3	4.2	5.9	2.4	7.6	ns
^t PHL		(transparent)	~	2.8	3.9	5.5	1.8	6.3	113
^t PLH		OEB or OEB	B	3.7	4.6	6.1	3.2	6.7	ns
^t PHL				2.9	4.3	5.8	2.5	6.4	115
^t PZH		OEA	A	2.3	3.1	4.5	1.6	5	ns
^t PZL		OEA		1.9	2.7	4.1	1.6	4.4	115
^t PHZ		OEA	А	2.2	3.1	4.5	1.5	5.2	ns
^t PLZ		OEA		2.5	3.3	4.9	2	5.2	115
^t sk(p)	Skew for any single channel	А	В		0.5				ns
·sk(p)	tphl - tplh	В	А		0.3				
+	Skew between drivers in the	А	В		0.2				
^t sk(o)	same package	В	А		0.3				ns
+ .	Transition time, B outputs (1.3	V to 1.8 V)		0.6	2	2.8	0.4	2.9	
tt	Transition time, A outputs (10)% to 90%)	0.5	3.5	4.7	0	5.4	ns	
B-port i	input pulse rejection			1			1		ns



SCBS176H - NOVEMBER 1991 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns,
- tf \leq 2.5 ns; BTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated