SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion or Withdrawal
- High-Impedance State During Power Up and Power Down
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
 TTL Input Structures Incorporate Active
 - TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
 - Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package



description

The 'FB2032 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments and to perform bus arbitration. They are specifically designed to be compatible with IEEE Std 1194.1-1991.

The \overline{B} port operates at BTL-signal levels. The open-collector \overline{B} ports are specified to sink 100 mA and have minimum output edge rates of 2 ns. Two output enables, OEB and \overline{OEB} , are provided for the \overline{B} outputs. When OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.1 V, the \overline{B} port is turned off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \overline{B} port when the A-port output enable, OEA, is high. When OEA is low or when V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

The A-port data is latched when the latch enable (LE) is high. When LE is low, the latches are transparent.

The Futurebus protocol logic can be activated by taking $\overrightarrow{\text{COMPETE}}$ low. The module (device) then compares its A data (arbitration number) against the A data of another identical module also connected to the $\overrightarrow{\text{B}}$ arbitration bus, and sets WIN high if the A data is greater than the A data of the other module (i.e., has higher priority). A8 and $\overrightarrow{\text{B8}}$ are the most-significant bits, and A1 and $\overrightarrow{\text{B1}}$ are the least-significant bits. If OEB is high and $\overrightarrow{\text{OEB}}$ is low during this operation, and the A bus of the first module wins priority, the A bus asserts its arbitration number on the $\overrightarrow{\text{B}}$ -arbitration bus.

AP and BP are the bus-parity bits. The winning module can assert BP low if its parity bit (AP) is high.

In a typical operating sequence, a Futurebus arbitration controller latches its arbitration number into the A port and waits for the results of a competition. When the competition is complete, and if the controller's arbitration number did not win, the controller reads back the current value of the \overline{B} bus (by taking OEA high) and determines the winning arbitration number. This allows the module to change its arbitration number for the next competition cycle, if desired.

Pins are allocated for the four-wire IEEE Std 1149.1 (JTAG) test bus, which will be implemented in a future version of the 'FB2032. Currently, TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

The SN54FB2032 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74FB2032 is characterized for operation from 0°C to 70°C.



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

Function Tables

	INPUTS		FUNCTION
OEA	OEB	OEB	FUNCTION
L	Н	L	A data to B bus
н	L	Х	
н	Х	н	B data to A bus
Н	Н	L	\overline{A} data to B bus, \overline{B} data to A bus
L	L	Х	Isolation
L	Х	Н	1501011

WIN

		INPUTS	-	
OEB	OEB	COMPETE	DATA A1, A2†	WIN
н	Н	Х	Х	L
н	L	Н	Х	L
н	L	L	A1 < A2	L
н	L	L	$A2 \leq A1$	Н

[†] A1 refers to the A data of Module 1 and A2 refers to the A data of Module 2. If LE = L, A = current A data.
If LE = H, A = the value of A8–A1 prior to the most recent low-to-high transition of LE.

		BP		
	INP	UTS		BP
OEB	OEB	WIN	AP‡	ВР
L	Х	Х	Х	Н
х	Н	Х	х	н
н	L	L	х	н
Н	L	Н	L	Н
Н	L	Н	Н	L

[‡] If LE = L, AP =current AP data. If LE = H, AP = the level of AP prior to the most recent low-to-high transition of LE.



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

functional block diagram



Pin numbers shown are for the RC package.



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range applied to any output in the high state, V_0 $-0.5 V$ to V_{CC} Input clamp current, I_{IK} : Except \overline{B} port -40 mA \overline{B} port -18 mA Current applied to any single output in the low state, I_0 : A port 48 mA \overline{B} port 200 mA Package thermal impedance, θ_{JA} (see Note 1): RC package 79° C/W
Storage temperature range, T _{stg}

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 2)

			SN	54FB20	32	SN	74FB20	32	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
$\begin{array}{c} V_{CC,} BIAS V_{CC,} \\ BG V_{CC} \end{array}$	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V	High-level input voltage	BP, B port*	1.62		2.3	1.62		2.3	v
VIH	5 1 5	Except B port	2			2			
N.		BP, B port*	0.75		1.47	0.75		1.47	V
VIL	Low-level input voltage	Except B port			0.8			0.8	v
liк	Input clamp current				-18			-18	mA
ЮН	High-level output current	AP, WIN, A port			-3			-3	mA
		AP, WIN, A port			24			24	~^^
IOL	DL Low-level output current				100			100	mA
T _A	Operating free-air temperature		-55		125	0		70	°C

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	•

n		TEST CON	IDITIONS	SN	154FB20	32	SN	174FB20	32	UNIT
P	ARAMETER	TEST CON	IDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
Mar.	BP, B port	V _{CC} = 4.5 V,	l _l = –18 mA			-1.2			-1.2	V
VIK	Except BP, B port	V _{CC} = 4.5 V,	lj = -40 mA						-0.5	v
Varia	AP, WIN, A port		I _{OH} = -1 mA		3.2					v
VOH	AP, WIN, A port	V _{CC} = 4.5 V	I _{OH} = -3 mA	2.5	3.3		2.5	3.3		v
	AP, WIN, A port		I _{OL} = 20 mA		0.31					
Va	AP, WIN, A port	V _{CC} = 4.5 V	I _{OL} = 24 mA		0.35	0.55		0.35	0.35 0.5 V	
VOL	55 5	\overline{P} B port $V_{CC} = 4.5 V$ $I_{OL} = 80 \text{ mA}$	I _{OL} = 80 mA	0.75		1.15	0.75		1.1	v
	BP, B port	$V_{\rm CC} = 4.5 V$	I _{OL} = 100 mA						1.15	
Ц	Except BP, B port	V _{CC} = 5.5 V,	V _I = 5.5 V			50			50	μA
ЧH [‡]	Except BP, B port	V _{CC} = 5.5 V,	V _I = 2.7 V			50			50	μA
. +	LL [‡] Except BP, B port BP, B port	V _{CC} = 5.5 V,	V _I = 0.5 V			-50			-50	μA
IIL+		V _{CC} = 5.5 V,	V _I = 0.75 V			-100			-100	
IOZH	AP, WIN, A port	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V _O = 2.7 V						50	mA
IOZL	AP, WIN, A port	V _{CC} = 2.1 V to 5.5 V,	V _O = 0.5 V						-50	mA
IOZPU [§]	AP, WIN, A port	$V_{CC} = 0 V \text{ to } 2.1 V,$	V_{O} = 0.5 V to 2.7 V						50	mA
IOZPD§	AP, WIN, A port	$V_{CC} = 2.1 V \text{ to } 0 V,$	V_{O} = 0.5 V to 2.7 V						-50	mA
ЮН	BP, B port	$V_{CC} = 0$ to 5.5 V,	V _O = 2.1 V			200			100	μΑ
los¶	AP, WIN, A port	V _{CC} = 5.5 V,	V _O = 0	-30		-150	-30		-150	mA
	A port to B port		1 0			65			55	
ICC	B port to A port	V _{CC} = 5.5 V,	IO = 0			70			65	mA
Ci	Control Inputs	VI = 0.5 V or 2.5 V			4			4		pF
Co	WIN port	$V_{O} = 0.5 \text{ V or } 2.5 \text{ V}$			8			8		pF
	A port	$V_{O} = 0.5 \text{ V to } 2.5 \text{ V}$			7			7		
c _{io} §	B port per IEEE Std 1194.1-1991	$V_{CC} = 0 V \text{ to } 5.5 V$							5	pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. § This parameter is warranted but not production tested.

¶Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER			TEST CONDITIONS	SN54F	B2032	SN74F	B2032	UNIT	
			TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT	
		$V_{CC} = 0$ to 4.5 V	V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V		450		450	A	
••		V_{CC} = 4.5 V to 5.5 V			10		10	μA	
VO*	B port	$V_{CC} = 0,$	V_{I} (BIAS V_{CC}) = 5 V	1.62	2.1	1.62	2.1	V	
		$V_{CC} = 0$,	$V_B = 1 \text{ V},$ $V_I (BIAS V_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$	-30		-1			
IO	IO B port	$V_{CC} = 0$ to 5.5 V,	OEB = 0 to 0.8 V		140		100	μA	
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V		100		100		

* For the SN54FB2032, this parameter is for $T_{\mbox{A}}$ = 25°C only.



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54F	B2032			SN74F	B2032		
			V _{CC} =	= 5 V, 25°C	MIN	МАХ	V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
			MIN	MAX			MIN	MAX			
tw	Pulse duration	, LE high or low	4.1		4.1		3.3		3.3		ns
t _{su} Setup time	Data high before LE↑ (A to B)	2.3		2.3		1.5		1.5			
	Data low before LE↑	2.2		2.3		1.4		1.4		ns	
	Data high before LE \uparrow (A to WIN)	2.7		2.7		1.9		1.9			
	Data low before LE↑	2.5		2.5		1.7		1.7			
		Data high before LE↑ (A to B)	2.5		2.5		1.7		1.7		
t _h Hold time	Data low after LE↑	2.1		2.1		1.3		1.3		00	
	Data high before LE \uparrow (A to WIN)	2.4		2.5		1.6		1.6		ns	
	t _h Hold time	Data low after LE↑	1.7		1.7		0.9		0.9		



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

						54FB20	32			
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC T	CC = 5 \ A = 25°C	/, ;	MIN	МАХ	UNIT	
				MIN	TYP	MAX				
^t PLH		A or AP	B or BP	2.2	5.2	7.3	1.1	8.3	ns	
^t PHL		A UI AF	B of BP	1.8	4.9	6.9	1	8.3	115	
^t PLH		А	5	1	5.6	9.2	0.7	10.9	ns	
^t PHL		A	B _{n - 1}	1.4	5.6	6.8	0.6	9.4	115	
^t PLH		А	BP	1	6.6	6.2	1	10	ns	
^t PHL		A	BP	2.2	6.3	7.3	1.3	10	115	
^t PLH		B	5	0.3	8.4	10.8	1	11.4	ns	
^t PHL		В	B _{n - 1}	1.4	7.4	8.9	1.4	10	115	
^t PLH		LE	B or BP	2.3	5.6	7.4	0.6	8.8	ns	
^t PHL		LL	B of BP	2.8	5.1	7.8	1	8.8		
^t PLH		B or BP		2.8	5.3	7.6	1	8.9	200	
^t PHL		B OL RA	A or AP	2.6	4.6	7.3	1.2	8.5	ns	
^t PLH		B	WIN	2.8	6	7.8	1.3	10.4	-	
^t PHL		В	VVIIN	4.4	6.6	8.8	1.1	10.4	ns	
^t PLH		А	WIN	2.1	4.1	7.1	1.2	8.6		
^t PHL		A	VVIIN	2.3	4	7	1.4	9.8	ns	
^t PLH		15		1.2	4.4	8.8	1.1	8.6		
^t PHL		LE	WIN	2.3	3.5	6.9	1.6	7.2	ns	
^t PLH			VA/INI	1.6	3.4	6.2	1.3	6.4		
^t PHL		COMPETE	WIN	1.7	3.4	6.5	1.3	7.2	ns	
^t PLH			VALINI	1.7	3.5	5.7	1.4	7.7	ns	
^t PHL		OEB	WIN	2	3.8	5.5	1.6	6.5		
^t PLH			001/5====	_	2.6	5.2	7.3	1.7	8.9	
^t PHL		COMPETE	В	2.4	5.6	7.8	1.3	8.9	ns	
^t PLH			BP	2.8	6.2	7	2.1	9.2		
^t PHL		COMPETE		3.1	5.7	7.1	2	8.9	ns	
^t PLH			_	2.4	5.3	7.4	1.6	9		
^t PHL		OEB	B	2.3	5.4	7.4	1.5	8	ns	
tPLH			_	3	6.7	8.3	1.7	9.3		
^t PHL		OEB	B	2.2	5.9	6.3	1.2	8.4	ns	
^t PZH		05.	· .	1.9	4.3	6.7	1.4	9.6		
tPZL		OEA	A	1.8	3.9	6.6	1.3	7.7	ns	
^t PHZ		054		1.7	3.4	7.5	1.3	9.9		
^t PLZ		OEA	A	1.5	3.7	6.4	1.1	7.8	ns	
	Skew for any single channel	A	B		0.8					
^t sk(p)	t _{PHL} - t _{PLH}	В	А		0.5				ns	
	Skew between drivers in the	А	B		0.8		-			
^t sk(o)	same package	В	A	1	0.6				ns	
t _r	Rise time, 1.3 V to 1.8 V, B ou			0.5	2.2	3.2	0.5	4.2	ns	
tf	Fall time, 1.3 V to 1.8 V, B out	-		0.5	1.3	2.3	0.5	2.5	ns	
_	nput pulse rejection	р - · -		1			1		ns	



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

						74FB20	32		
	PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V L = 25°C		MIN	МАХ	UNIT
				MIN	TYP	MAX			
^t PLH		A or AP	5 55	2.9	5.2	6.5	2.7	7	
^t PHL		A OF AP	B or BP	3	4.9	6.3	2.8	6.6	ns
^t PLH		٨	-	3.1	5.6	7.4	2.5	8.4	
^t PHL		A	B _{n - 1}	3.4	5.6	7.4	3.2	9	ns
^t PLH		٨		4.5	6.6	8.1	4	8.9	
^t PHL		A	BP	4.1	6.3	7.7	3.8	8.4	ns
^t PLH		-	-	5.5	8.4	10.8	4.8	11.4	
^t PHL		B	B _{n - 1}	5.5	7.4	8.9	4.9	10	ns
^t PLH		. –		3.7	5.6	6.8	3.4	7.3	
^t PHL		LE	B or BP	3.5	5.1	6.1	3.1	6.8	ns
PLH				3	5.3	7	2.9	7.2	
PHL		B or BP	A or AP	2.8	4.6	5.9	2	6.1	ns
PLH		_		4	6	7.2	3.4	8.2	
^t PHL		B	WIN	4.2	6.6	8.6	3.9	8.9	ns
^t PLH				1.9	4.1	5.4	1.7	5.9	
t _{PHL}		A	WIN	1.9	4	5.3	1.6	6	ns
^t PLH				2.4	4.4	5.7	2.1	6.4	
PHL		LE	WIN	1.9	3.5	4.5	1.6	4.9	ns
^t PLH				1.6	3.4	4.5	1.3	5	
^t PHL		COMPETE	WIN	1.7	3.4	4.4	1.5	4.9	ns
^t PLH				1.7	3.5	4.7	1.4		
^t PHL		OEB	WIN	2.2	3.8	4.7	2	5	ns
^t PLH			_	3.2	5.2	6.6	2.7	7.3	
		COMPETE	B	3.8	5.6	6.7	3.5	7.3	ns
				3.9	6.2	7.6	3.8	7.8	
tPHL		COMPETE	BP	3.9	5.7	7	3.4	7.8	ns
				3.1	5.3	6.7	2.9	7.3	
^t PHL		OEB	В	3.4	5.4	6.7	3.2	7.2	ns
^t PLH				4.6	6.7	8.1	4.4	8.6	
tPHL		OEB	B	3.7	5.9	8.1	3.4	8.9	ns
				2.5	4.3	6	2.2	6.3	
		OEA	А	2.3	3.9	5.3	2.2	5.8	ns
				1.7	3.4	4.9	1.3	5.5	
		OEA	А	1.7	3.7	5.4	1.7	5.7	ns
'I''LZ	Skow for any single share-	A	B	1.0	0.8	J .न		5.1	
t _{sk(p)}	Skew for any single channel t _{PHL} - t _{PLH}	B	A		0.5				ns
	Skew between drivers in the	А	B		0.8				
^t sk(o)	same package	В	А		0.6				ns
t _r	Rise time, 1.3 V to 1.8 V, B ou	tputs		1	2.2	3.2	1	3.2	ns
t _f	Fall time, 1.3 V to 1.8 V, B out	puts		1	1.3	2.3	1	2.5	ns
_	nput pulse rejection			1			1		ns



SCBS175F - NOVEMBER 1991 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns,
- $t_f \le 2.5$ ns; BTL inputs: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_f \le 2.5$ ns, $t_f \le 2.5$ ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated