
SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion or Withdrawal

• High-Impedance State During Power Up and Power Down

- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated On products compliant to MIL-PRF-3853, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

description

The SN54FB2033 and SN74FB2033A are 8-bit transceivers featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common-I/O, open-collector \overline{B} port operates at backplane transceiver logic (BTL) signal levels.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock inputs serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when V_{CC} is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The \overline{B} port is controlled by OEB and \overline{OEB} . If OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.5 V, the \overline{B} port is inactive. If OEB is high and \overline{OEB} is low, the \overline{B} port is active.

BG V_{CC} and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive (B port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on V_{OH} during a low-to-high transition. The other clamps out ringing below the BTL V_{OL} voltage of 0.75 V. Both clamps are active only during ac switching and do not affect the BTL outputs during steady-state conditions.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

The SN54FB2033 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74FB2033A is characterized for operation from 0°C to 70°C.



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

FUNCTION/MODE								
				INPUTS				FUNCTION/MODE
OEA	OEB	OEB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	TONCTION/MODE
L	L	Х	Х	Х	Х	Х	Х	Isolation
L	Х	Н	Х	Х	Х	Х	Х	ISUIALION
Х	Н	L	L	L	Х	Х	Х	AI to B, buffer mode
Х	Н	L	L	Н	Х	Х	Х	AI to B, flip-flop mode
Х	Н	L	Н	Х	Х	Х	Х	AI to B, latch mode
Н	L	Х	Х	Х	L	L	L	.
н	Х	н	Х	Х	L	L	L	B to AO, buffer mode
Н	L	Х	Х	Х	L	Н	L	<u>-</u>
н	Х	Н	Х	Х	L	Н	L	B to AO, flip-flop mode
Н	L	Х	Х	Х	Н	Х	L	<u>-</u>
н	Х	Н	Х	Х	Н	Х	L	B to AO, latch mode
Н	L	Х	Х	Х	L	L	н	
Н	Х	Н	Х	Х	L	L	н	AI to AO, buffer mode
Н	L	Х	Х	Х	L	Н	Н	Al to AQ flip flop mode
Н	Х	Н	Х	Х	L	Н	Н	AI to AO, flip-flop mode
Н	L	Х	Х	Х	Н	Х	Н	AI to AO, latch mode
Н	Х	Н	Х	Х	Н	Х	н	AT to AO, latch mode
Н	Н	L	Х	Х	Х	Х	L	AI to B, B to AO

Function Tables



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

Function Tables (Continued)

	ENABLE/DISABLE							
	INPUTS		OUTPUTS					
OEA	OEB	OEB	AO	B				
L	Х	Х	Hi Z					
Н	Х	Х	Active					
Х	L	L		Inactive (H)				
Х	L	н		Inactive (H)				
Х	Н	L		Active				
Х	Н	Н		Inactive (H)				

BUFFER	

INPUT	OUTPUT
L	Н
Н	L

L	_A	Т	С	ŀ	ł	

INPU	INPUTS				
CLK/LE	DATA	OUTPUT			
Н	L	Н			
н	н	L			
L	Х	Q ₀			

LOOPBACK

LOOPBACK	Q†
L	B port
н	Point P [‡]
+ - · · · · ·	

[†]Q is the input to the B-to-A logic element.

[‡] P is the output of the A-to-B logic element (see functional block diagram).

SELECT


INP	UTS	SELECTED LOGIC
MODE1	MODE0	ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	Х	Latch

FLIP-FLOP

INPU	OUTPUT							
CLK/LE	OUIFUI							
L	Х	Q ₀						
\uparrow	L	н						
↑ (Н	L						



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997



functional block diagram

Pin numbers shown are for the RC package.



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input clamp current, V _I : <u>E</u> xcept B port	
B por <u>t</u>	
Voltage range applied to any \overline{B} output in the disabled or power-off state, V _O	–0.5 V to 3.5 V
Voltage range applied to any output in the high state, V _O : A port	-0.5 V to V _{CC}
Input clamp current, I _{IK} : Except B port	
B port	
Current applied to any single output in the low state, I _O : A port	48 mA
Package thermal impedance, θ_{JA} (see Note 1): RC package	
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 2)

	SN54FB2033		33	SN74FB2033A			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} , BG V _{CC}	Supply voltage		4.75	5	5.25	4.75	5	5.25	V
BIAS V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
	High-level input voltage	B port	1.62*		2.3	1.62		2.3	V
VIH	High-level liput voltage	Except B port	2			2			
Mu	Low-level input voltage	B port	0.75		1.47*	0.75		1.47	V
VIL	Low-level input voltage	Except B port			0.8			0.8	v
ЮН	High-level output current	AO port			-3			-3	mA
le.		AO port			24			24	mA
IOL	Low-level output current	B port			100			100	mA
Δt/Δv	Input transition rise or fall rate	Except B port			10			10	ns/V
Т _А	Operating free-air temperature		-55		125	0		70	°C

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

NOTE 2: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

		TEST CONDITIONS		SI	N54FB20	033	S				
P	ARAMETER	IESI CO	NDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 4.75 V,	lj = –18 mA			-1.2			-1.2	V	
		V _{CC} = 4.75 V to 5.25	V, I _{OH} = –10 μA			V _{CC} -1			V _{CC} -1.1		
Vон	AO port	V _{CC} = 4.75 V	I _{OH} = –3 mA	2.5	2.85	3.4	2.5	2.85	3.4	V	
	VCC = 4.75 V	I _{OH} = -32 mA	2			2					
	AQ port	V _{CC} = 4.75 V	I _{OL} = 20 mA		0.33	0.5		0.33	0.5		
Va	AO port	VCC = 4.75 V	I _{OL} = 55 mA			0.8			0.8	V	
VOL B port	B rown	V _{CC} = 4.75 V	I _{OL} = 100 mA	0.75		1.1	0.75		1.1	V	
	в роп	VCC = 4.75 V	I _{OL} = 4 mA	0.5			0.5				
Ιį	Except B port	$V_{CC} = 0,$	V _I = 5.25 V			100			100	μA	
I	Except B port	V _{CC} = 5.25 V,	V _I = 2.7 V			50			50	μA	
ΙΗ	B port‡	$V_{CC} = 0$ to 5.25 V,	V _I = 2.1 V			100			100	μΛ	
1 L	Except B port	V _{CC} = 5.25 V,	V _I = 0.5 V			-50			-50	μA	
ΊL	B port‡	V _{CC} = 5.25 V,	V _I = 0.75 V			-100			-100	μА	
ЮН	B port	$V_{CC} = 0$ to 5.25 V,	V _O = 2.1 V			100			100	μA	
I _{OZPU} §	3	$V_{CC} = 0$ to 2.1 V,	V_{O} = 0.5 V to 2.7 V			50			50	μA	
IOZPD [§]	3	$V_{CC} = 2.1 V \text{ to } 0,$	V_{O} = 0.5 V to 2.7 V			-50			-50	μA	
IOZH	AO port	V _{CC} = 5.25 V,	V _O = 2.7 V			50			50	μA	
IOZL	AO port	V _{CC} = 5.25 V,	V _O = 0.5 V			-50			-50	μA	
los¶	AO port	V _{CC} = 5.25 V,	V _O = 0	-40	-80	-150	-40	-80	-150	mA	
ICC	All outputs on	V _{CC} = 5.25 V,	I <mark>O</mark> = 0		45	90		45	70	mA	
Ci	AI port and control inputs	V _I = 0.5 V or 2.5 V				9.5		5		pF	
Co	AO port	$V_{O} = 0.5 \text{ V or } 2.5 \text{ V}$				9		5		pF	
<u> </u>	B port per IEEE	V _{CC} = 0 to 4.75 V				8#			6	~F	
C _{io} §	Std 1194.1-1991	V _{CC} = 4.75 V to 5.25	V			8#			6	pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ This parameter is warranted but not production tested.

I Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

[#] Parameter does not meet IEEE Std 1194.1-1991.

live-insertion characteristics over recommended operating free-air temperature range (see Note 3)

PARAMETER			TEST CONDITIONS	SN54FE	32033	SN74FB	UNIT	
			TEST CONDITIONS	MIN	MAX	MIN	MAX	
las (Pl		V_{CC} = 0 to 4.5 V	$V_{B} = 0$ to 2 V, V_{I} (BIAS V_{CC}) = 4.5 V to 5.5 V		10		10	
I_{CC} (BIAS V_{CC})		V_{CC} = 4.5 V to 5.5 V	$v_{B} = 0.02 v, v_{I} (BIAS v_{CC}) = 4.5 v 10.5.5 v$		10		10	μA
Vo	B port	$V_{CC} = 0,$	V_{I} (BIAS V_{CC}) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
		$V_{CC} = 0,$	$V_B = 1 \text{ V},$ $V_I (BIAS V_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$	-30		-1		
lO	B port	$V_{CC} = 0$ to 5.5 V,	OEB = 0 to 0.8 V		170		100	μA
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V		100		100	

NOTE 3: The power-up sequence is: GND, BIAS V_{CC}, V_{CC}.



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		SN54FB2033				SN74FB2033A				
		V _{CC} = 5 V, T _A = 25°C		MIN	МАХ	V _{CC} = 5 V, T _A = 25°C		MIN	МАХ	UNIT
			MAX			MIN	MAX			
fclock	Clock frequency	0	150	0	150	0	150	0	150	MHz
tw	Pulse duration, CLKAB/LEAB or CLKBA/LEBA	3.9		4.3		3.3		3.3		ns
t _{su}	Setup time, data before CLKAB/LEAB or CLKBA/LEBA↑	2.9		3.3		2.7		2.7		ns
^t h	Hold time, data after CLKAB/LEAB or CLKBA/LEBA↑	1		1.3		0.7		0.7		ns



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54FB2033				SN74FB2033A						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C		MIN	МАХ	V _{CC} = 5 V, T _A = 25°C			MIN	МАХ		
		. ,	MIN	TYP	MAX		MI-UA	MIN	TYP	MAX		MAA	
fmax			150			150		150			150		MHz
^t PLH	AI	_	1.7	3.8	4.6	1.2	7.5	2.3	3.6	4.6	2.3	5.6	ns
^t PHL	(through mode)	B	1.3	2.6	4.3	1	5.5	1.9	3	4.2	1.9	4.5	
tPLH	B (through mode)		2.5	3.9	5.9	1.4	7.6	2.5	4.2	5.5	2.5	6.1	
^t PHL		AO	2.7	5.2	5.7	1.6	7.8	3	4.2	5.6	3	5.7	ns
^t PLH	AI	_	1.7	5	4.6	1.2	8.7	2.3	3.6	4.6	2.3	5.6	<u> </u>
^t PHL	(transparent)	B	1.3	3.6	4.3	1	5.9	1.9	3	4.1	1.9	4.5	ns
^t PLH	B	10	2.5	4.3	5.8	1.5	7.8	2.5	4.2	5.5	2.5	6.1	
^t PHL	(transparent)	AO	2.7	5.6	5.7	1.6	8	3	4.2	5.6	3	5.7	ns
^t PLH		_	1.6	3.7	4.7	1.1	6.6	2.4	3.7	4.7	2.4	5.8	1
^t PHL	OEB	B	1.2	2.6	4.1	0.4	5.4	1.8	3	4.1	1.8	4.4	ns
^t PLH		_	1.3	3.8	4.3	1.2	6.6	2	3.4	4.3	2	5.2	ns
^t PHL	OEB	B	1.2	2.9	4.4	0.8	5.5	2	3.3	4.4	2	4.8	
^t PZH	OEA	AO	2	3.5	5.1	1.2	6.6	2	3.5	4.6	2	5.1	ns
^t PZL			2.7	4.3	6.1	1.3	7.7	2.7	4.2	5.1	2.7	5.4	
^t PHZ	051	AO	2.1	3.5	5.8	1.1	6.9	2.1	4	5	2.1	5.5	
^t PLZ	OEA		1.6	2.7	4.7	1	6	1.6	2.8	3.9	1.6	4.3	ns
^t PLH	0	B	2.1	5	5.8	1.6	8.7	3	4.7	5.8	3	6.9	ns
^t PHL	CLKAB/LEAB		2	3.6	5.6	1.1	6.6	2.8	4.3	5.6	2.8	6.1	
^t PLH		AO	2	3.8	5.4	1.4	6.7	2	3.6	4.9	2	5.4	ns
^t PHL	CLKBA/LEBA		2.2	4.1	5.6	1.5	6.5	2.2	3.5	4.7	2.2	5.1	
^t PLH	OMODE	_	2.3	4.8	6.1	1.6	8.1	2.4	5	6.1	2.4	7.2	
^t PHL	OMODE	В	1.4	3.5	6	1	6.5	2.4	4.5	6	2.4	6.7	ns
^t PLH	IMODE	40	1.8	3.6	5.9	1.3	7.3	1.8	4	5.3	1.8	5.9	
^t PHL	IMODE	AO	2.3	4.1	5.4	1.4	6.4	2.3	4.1	5.2	2.3	5.4	ns
^t PLH		ACK AO	2.4	4.6	7.1	1.6	8.3	2.4	5	7	2.4	8	
^t PHL	LOOPBACK		3.1	4.8	6.9	1.8	7.5	3.1	4.6	5.7	3.1	5.9	ns
^t PLH	AI	40	1.9	3.7	5.7	1.4	7.1	1.9	3.7	5.5	1.9	6.1	
^t PHL	AI	AO	2.6	4.3	5.8	1.6	7.3	2.6	4.2	5.6	2.6	5.8	ns
t _r Rise tin	tise time,1.3 V to 1.8 V, B port all time, 1.8 V to 1.3 V, B port		0.5	1.5	2.1	0.4	3.2	0.5	1.2	2.1	0.5	3	ns
t _f Fall tim			0.4	1.5	2.3	0.4	3.4	0.5	1.4	2.3	0.5	3	ns
t _r Rise tin	ne, 10% to 90%, A	0	2	3.5	4.2	1.8	5.4	2	3.3	4.2	2	5	
t _f Fall tim	e, 90% to 10%, AC)	1	2.5	3.4	0.8	5.1	1	2.5	3.4	1	5	ns
B-port input pu	lse rejection					1*					1		ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997

output-voltage characteristics

	PARAMETER	TEST	SN54FB2033		SN74FB2033A		UNIT	
	FARAIVIETER	CONDITIONS	MIN	MAX	MIN	MAX		
V _{OHP} †	Peak output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1		4		4.5	V
VOHV [†]	Minimum output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1	1.62		1.62		V
VOLV	Minimum output voltage during high-to-low switch	B port	I _{OL} = -50 mA	0.3		0.3		V

[†] This parameter is warranted but not production tested.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuit for V_{OHP} and V_{OHV}



SCBS174H - NOVEMBER 1991 - REVISED JUNE 1997



PARAMETER MEASUREMENT INFORMATION

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns; BTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated