SN54ABT854, SN74ABT854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS170 - FEBRUARY 1991-REVISED OCTOBER 1992


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Parity Error Flag With Parity Generator/Checker
- Latch for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


The 'ABT854 8-bit to 9-bit parity transceiver is designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT854 provides inverted data at its outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

SN54ABT854 . . . JT PACKAGE SN74ABT854 . . . DW OR NT PACKAGE (TOP VIEW)



SN54ABT854...FK PACKAGE (TOP VIEW)



NC - No internal connection

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT854 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT854 is characterized for operation from -40° C to 85° C.

EPIC-IIB is a trademark of Texas Instruments Incorporated.




PRODUCT PREVIEW

FUNCTION TABLE

	INPUTS						OUTP	UT AND I/O			
OEB	OEA	CLR	LE	Ai Σ OF H's	Bi [†] Σ OF L's	Α	В	PARITY	ERR‡	FUNCTION	
L	Н	Х	Х	Odd Even	NA	NA	Ā	H L	NA	A data to B bus and generate parity	
Н	L	Х	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity	
Н	L	Н	Н	NA	X	Х	NA	NA	NC	Store error flag	
Х	Х	L	Н	Х	X	Х	NA	NA	Н	Clear error flag register	
н	Н	H L X	H H L	X X L Odd	X	Z	Z	Z	NC H L	Isolation§	
L	L	X	X	H Even Odd Even	NA	NA	Ā	L H	H NA	Ā data to B bus and generate inverted parity	

NA = not applicable, NC = no change, X = don't care

logic symbol¶




[¶] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

[†] Summation of high-level inputs includes PARITY along with Bi inputs.

[‡] Output states shown assume the ERR output was previously high.

[§] In this mode, the ERR output (when clocked) shows inverted parity of the A bus.


logic diagram (positive logic)



ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL OUTPUT TO DEVICE PRE-STATE		OUTPUT ERR	FUNCTION			
CLR	LE	POINT "P" ERR _{n-1} †		EKK				
L	L	L H	Х	L H	Pass			
		L	Х	L				
Н	L	L	Х	L	L	Sample		
		Н	Н	Н				
L	Н	Х	Х	Н	Clear			
Н	Н	Х	L	L	Store			
	''	X	Н	Н	0.010			

† The state of the ERR output before any changes at CLR, LE, or point "P".



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

		-
Supply voltage range, V _{CC}		. $$ -0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high state or	r power-off state, V _O	-0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT	854	96 mA
SN74ABT	⁻ 854	128 mA
Input clamp current, I _{IK} (V _I < 0)		–18 mA
Output clamp current, I_{OK} ($V_O < 0$)		50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air):		
	NT package	
Storage temperature range		−65°C to 150°C
• •		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

PRODUCT PREVIEW

recommended operating conditions (see Note 2)

			SN54AI	BT854	SN74A	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage				2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	VCC	0	VCC	V	
Vон	High-level output voltage	ERR		5.5		5.5	V
ЮН	High-level output current			-24		-32	mA
l _{OL}	Low-level output current	Except ERR		48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER	TEST CONDITIONS			Т	T _A = 25°C			SN54ABT854		SN74ABT854	
PARAMETER	''	EST CONDITION	15	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5		
VOH	V _{CC} = 5 V,	IOH = -3 mA	All outputs	3			3		3		_v
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -24 \text{ mA}$	except ERR	2			2				\ \ \
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -32 \text{ mA}$		2‡					2		
\/-·	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 24 \text{ mA}$				0.55		0.55			V
VOL	V _{CC} = 4.5 V, I _{OL} = 64 mA					0.55‡			0.5		\ \ \
I _{ОН}	$V_{CC} = 4.5 \text{ V},$	V _{OH} = 5.5 V	ERR								μΑ
1.	$V_{CC} = 5.5 \text{ V},$		Control inputs			±1		±1		±1	μΑ
łı	$V_I = V_{CC}$ or GND		A or B ports			±100		±100		±100	
I _{IL}	$V_{CC} = 0 V$,	V _I = GND	A or B ports			-50		-50		-50	μΑ
^I OZH [§]	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$				50		50		50	μΑ
I _{OZL} §	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$				-50		-50		-50	μΑ
lOFF	$V_{CC} = 0 V$	V_I or $V_O \le 4.5 \$	/			±100				±100	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50		50		50	μΑ
ΙΟ [¶]	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
	$V_{CC} = 5.5 \text{ V},$		Outputs high		1	250		250		250	μΑ
^I CC	$I_{O} = 0$,	A or B ports	Outputs low		24	30		30		30	mA
	$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ	
A1#	V _{CC} = 5.5 V, One input at 3.4 V,					50		50		50	
∆ICC#	Other inputs at V _{CC} or GND				50			50		50	μΑ
C _i	$V_{ } = 2.5 \text{ V or } 0.5 \text{ V}$		Control inputs								pF
C _{io}	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$	V	A or B ports								pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$.



[‡] On products compliant to MIL-STD-883, Class B, this parameter does not apply.

 $[\]S$ The parameters I_{OZH} and I_{OZL} include the input leakage current.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS170 - FEBRUARY 1991-REVISED OCTOBER 1992


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 5 V, T _A = 25°C		SN54ABT854		SN74ABT854		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1 Delegation	Pulse duration	LE high							20
t _W	Pulse duration	CLR low							ns
t _{su}	Setup time, Bi and PARITY before $\overline{LE}\!\!\downarrow$								ns
th	Hold time, Bi and PARITY after LE↓								ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25 °C			SN54AE	3T854	SN74AE	UNIT		
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	A or B	B or A									
^t PHL	AOIB	BOIA								ns	
^t PLH	A or OE	PARITY									
^t PHL	A OI OE	PARILI								ns	
^t PLH	CLR	ERR								ns	
^t PHL	LE	EKK									
^t PZH	OE	A or B								ns	
^t PZL	OL	AOIB									
^t PHZ	OE	A or B	·		·		·	•		ns	
^t PLZ	Ű.	, , or b			·		·	•	_	113	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpHL is measured at 1.5 V.
- F. tpLH is measured at Vol + 0.3 V.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated