SCBS156E – FEBRUARY 1991 – REVISED JANUARY 1997

- State-of-the-Art *EPIC*-II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

description

These 8-bit positive-edge-triggered D-type flip-flops with a clock (CLK) input are particularly suitable for implementing buffer and storage registers, shift registers, and pattern generators.

Data (D) input information that meets the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the common clock-enable (CLKEN) input is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the buffered clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at CLKEN.

The SN54ABT377 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT377A is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each flip-flop)									
I	NPUTS	OUTPUT							
CLKEN	CLK	D	Q						
н	Х	Х	Q ₀						
L	\uparrow	н	н						
L	\uparrow	L	L						
х	H or L	Х	Q ₀						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54ABT3/7JOR W PACKAGE
SN74ABT377A DB, DW, N, OR PW PACKAGE
(TOP VIEW)

SN54ABT377 ... FK PACKAGE (TOP VIEW)




SCBS156E - FEBRUARY 1991 - REVISED JANUARY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



SCBS156E - FEBRUARY 1991 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in the high	or power-off state, VO	
Current into any output in the low state, IO: SN	154ÅBT377	96 mA
		128 mA
Input clamp current, I _{IK} (V _I < 0)		–18 mA
Output clamp current, I _{OK} (V _O < 0)		
Package thermal impedance, θ_{JA} (see Note 2):		
	N package	67°C/W
		128°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

			SN54A	SN54ABT377		SN74ABT377A		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V	
V _{IH} High-level input voltage		2		2		V		
VIL	VIL Low-level input voltage			0.8		0.8	V	
VI	VI Input voltage		0	VCC	0	VCC	V	
ЮН	High-level output current			-24		-32	mA	
IOL	Low-level output current			48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V	
Т _А	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS156E - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Т	T _A = 25°C			SN54ABT377		T377A	UNIT		
PARAMETER			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT		
VIK	$V_{CC} = 4.5 V,$	lı = -18 mA				-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 V,$	I _{OH} = -3 mA		2.5			2.5		2.5			
Veri	V _{CC} = 5 V,	I _{OH} = -3 mA		3			3		3		v	
VOH	V _{CC} = 4.5 V	I _{OH} = -24 mA		2			2				v	
	VCC = 4.5 V	I _{OH} = -32 mA		2*					2		1	
Ve	V _{CC} = 4.5 V	I _{OL} = 48 mA				0.55		0.55			v	
VOL	VCC = 4.5 V	I _{OL} = 64 mA				0.55*				0.55		
V _{hys}					100						mV	
Ц	$V_{CC} = 5.5 \text{ V}, V_{I} = V_{CC} \text{ or GND}$				±1		±1		±1	μA		
l _{off}	$V_{CC} = 0,$	VI or VO \leq 4.5	V			±100				±100	μA	
ICEX	$V_{CC} = 5.5 V,$	V _O = 5.5 V	Outputs high			50		50		50	μA	
lo‡	$V_{CC} = 5.5 V,$	V _O = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
	V _{CC} = 5.5 V, I	O = 0,	Outputs high		1	250		250		250	μA	
ICC	VI = VCC or GND Outputs low			24	30		30		30	mA		
∆ICC§	$V_{CC} = 5.5 V, C$ Other inputs at	Dne input at 3.4 V V _{CC} or GND	3			1.5		1.5		1.5	mA	
Ci	V _I = 2.5 V or 0	.5 V			3.5						рF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

					SN54ABT377				
			V _{CC} = 5 V, T _A = 25°C		MIN	МАХ	UNIT		
				MAX					
^f clock	Clock frequency		0	150	0	150	MHz		
tw	Pulse duration	CLK high or low	3.3		3.3		ns		
+	Satur time before CLK [↑]	Data high or low	2		2.5		ns		
۰su	t _{su} Setup time before CLK↑	CLKEN high or low	3		3		115		
4.	Hold time after CLK↑	Data high or low	1.8¶		1.8¶				
th		CLKEN high or low	1.8¶		1.8¶		ns		

This data sheet limit may vary among suppliers.



SCBS156E - FEBRUARY 1991 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

					SN74ABT377A				
		Γ		V _{CC} = 5 V, T _A = 25°C		МАХ	UNIT		
			MIN	MAX					
fclock	Clock frequency		0	150	0	150	MHz		
tw	Pulse duration	CLK high or low	3.3		3.3		ns		
+	Cotup time before CLK [↑]	Data high or low	2		2.5		ns		
۰su	t _{su} Setup time before CLK↑	CLKEN high or low	3		3		115		
.	Hold time after CLK↑	Data high or low	1.8†		1.8†				
th		CLKEN high or low	1.2†		1.2†		ns		

[†] This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
^t PLH	CLK	Q	2.2	4.5	6	2.2	7	ns
^t PHL		y y	3.1	5.3	6.8	2	7.6	115


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
^t PLH		Q	2.2	4.5	6	2.2	6.5	ns
^t PHL	CLK	Q	2.6†	5.3	6.8	2.6†	7.3	115

[†] This data sheet limit may vary among suppliers.



SCBS156E – FEBRUARY 1991 – REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated