SCBS155D - JANUARY 1991 - REVISED MAY 1997


- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (J) DIPs

description


The eight latches of the 'ABT373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54ABT373...J OR W PACKAGE SN74ABT373...DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT373 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT373 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Х	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

SN54ABT373, SN74ABT373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS


SCBS155D - JANUARY 1991 - REVISED MAY 1997

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		. -0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in the high or	power-off state, V _O	-0.5~V to $5.5~V$
Current into any output in the low state, Io: SN54	ABT373	96 mA
SN74	ABT373	128 mA
Input clamp current, I _{IK} (V _I < 0)		–18 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2): D	B package	115°C/W
D	W package	97°C/W
N	l package	67°C/W
P	W package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SCBS155D - JANUARY 1991 - REVISED MAY 1997

recommended operating conditions (see Note 3)

				SN54ABT373		SN74ABT373	
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage		4.5	5.5	4.5	5.5	V	
V _{IH} High-level input voltage		2		2		V	
V _{IL} Low-level input voltage			0.8		0.8	V	
V _I Input voltage		0	VCC	0	VCC	V	
loh	High-level output current			-24		-32	mA
IOL Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
TA	Operating free-air temperature	-	- 55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		Т	A = 25°C	;	SN54ABT373		SN74ABT373			
PARAMETER		1EST CONDITION	15	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2		-1.2		-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$		2.5			2.5		2.5		
Vali	V _C C = 5 V,	$I_{OH} = -3 \text{ mA}$		3			3		3		V
VOH	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$		2			2				V
	VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$		2*					2		
Voi	V _{CC} = 4.5 V	I _{OL} = 48 mA				0.55		0.55			V
VOL	VCC = 4.5 V	I _{OL} = 64 mA				0.55*				0.55	V
V_{hys}					100						mV
lį	$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or GND				±1		±1		±1	μΑ
lozh	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$				10 [‡]		10‡		10‡	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 V$				-10 [‡]		-10 [‡]		-10 [‡]	μΑ
l _{off}	$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$				±100				±100	μΑ
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50		50		50	μΑ
ΙΟ [§]	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$		- 50	-100	-180	-50	-180	-50	-180	mA
	.,		Outputs high		1	250		250		250	μΑ
ICC	$V_{I} = V_{CC}$ or GI	$V_{CC} = 5.5 \text{ V}, I_{O} = 0,$			24	30		30		30	mA
	11-100 91		Outputs disabled		0.5	250		250		250	μΑ
ΔICC¶	V _{CC} = 5.5 V, C Other inputs at	one input at 3.4 V, V _{CC} or GND				1.5		1.5		1.5	mA
Ci	$V_I = 2.5 \text{ V or } 0.$	5 V			3						pF
Co	$V_0 = 2.5 \text{ V or } 0$).5 V			6						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡]This data sheet limit may vary among suppliers.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ABT373, SN74ABT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS155D - JANUARY 1991 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
			MIN	MAX				
t _W Pulse duration, LE high				3.3		3.3		ns
t	A Colom Constitute Information		High	2.2		2.5		ns
t _{Su} Setup time, data t	Setup time, data before LE↓	lata belore LE↓	_OW	2.2		2.5		113
t _h	Hold time, data after LE↓	ŀ	ligh or low	2.2		2.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN74ABT373				
			V _{CC} :	= 5 V, 25°C	MIN	MAX	UNIT	
			MIN	MAX				
t _W Pulse duration, LE high		3.3		3.3		ns		
	t _{SU} Setup time, data before LE↓	High	1.9		1.9		20	
¹su		Low	1.5		1.5		ns	
t _h	Hold time, data after LE \downarrow	High or low	1		1		ns	

SN54ABT373, SN74ABT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS155D - JANUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	CC = 5 V A = 25°C	<i>'</i> ,	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	D	Q	1.9	3.9	5.4	1.3	6.8	ns
^t PHL		ά	2.2	4.2	5.7	2	7	115
^t PLH	1.5	Q	2.2	4.6	6.1	1.8	7.7	ns
^t PHL	LE	ά	3.2	5.2	6.7	2.5	7.7	115
^t PZH	ŌĒ	Q	1.2	3.2	5.5	1	6.2	20
t _{PZL}	OE	Q	2	4.7	6.2	1.5	7.2	ns
^t PHZ	ŌĒ	Q	2.5	4.9	6.4	2.4	8	ns
t _{PLZ}	OE .	١	2	4.5	6	2	7	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(CC = 5 V \(= 25°C	', ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	D	Q	1.9	3.9	5.4	1.9	5.9	20
t _{PHL}		Q	2.2	4.2	5.7	2.2	6.2	ns
^t PLH	LE	Q	2.2	4.6	6.1	2.2	6.6	ns
^t PHL	LL	<u> </u>	3.2	5.2	6.7	3.2	7.2	110
^t PZH	OE	ŌĒ Q	1.2	3.2	4.7	1.2	5.2	20
t _{PZL}	OE	ų ,	2.7	4.7	6.2	2.7	6.7	ns
^t PHZ	ŌĒ	Q	2.5	4.9	6.4	2.5	6.9	nc
^t PLZ) UE		2	4.5	6	2	6.5	ns

SCBS155D - JANUARY 1991 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated