SCBS151D - MAY 1992 - REVISED AUGUST 1996

 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power 	SN54LVT16952 SN74LVT16952 DG (TOP V	G OR DL PACKAGE
 Dissipation Members of the Texas Instruments 	10EAB 1 1CLKAB 2	56 1OEBA 55 1CLKBA
<i>Widebus</i> ™ Family	1CLKENAB	54 1CLKENBA
 Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC}) 	GND 🛛 4	53 GND
	1А1Ц5	52 1B1
Support Unregulated Battery Operation	1A2 🛛 6	51 1 B2
Down to 2.7 V		50 V _{CC}
 Typical V_{OLP} (Output Ground Bounce) 	1A3 L 8	49 1B3
< 0.8 V at V _{CC} = 3.3 V, T _A = 25°C		48 1B4
 ESD Protection Exceeds 2000 V Per 		47 1B5
MIL-STD-883, Method 3015; Exceeds 200 V	GND 11 1A6 12	46 GND 45 186
Using Machine Model	1A0 [] 12 1A7 [] 13	45 1B0 44 1B7
(C = 200 pF, R = 0)	1A7 [] 13 1A8 [] 14	44 1B7 43 1B8
 Latch-Up Performance Exceeds 500 mA 	2A1 [15	43 188 42 2B1
Per JEDEC Standard JESD-17	2A1 U 13 2A2 U 16	42 J 2B1 41 J 2B2
 Bus-Hold Data Inputs Eliminate the Need 	2A3 17	40 2B3
for External Pullup Resistors	GND 18	39 GND
Support Live Insertion	2A4 [] 19	38 2B4
 Distributed V_{CC} and GND Pin Configuration 	2A5 20	37 2B5
Minimizes High-Speed Switching Noise	2A6 🛛 21	36 🛛 2B6
 Flow-Through Architecture Optimizes 	V _{CC} [22	35 🛛 V _{CC}
PCB Layout	2A7 🛛 23	34 2B7
 Package Options Include Plastic 300-mil 	2A8 🛛 24	33 🛛 2B8
Shrink Small-Outline (DL) and Thin Shrink	GND 🛿 25	32 🛛 GND
Small-Outline (DGG) Packages and 380-mil	2CLKENAB	31 2CLKENBA
Fine-Pitch Ceramic Flat (WD) Package	2CLKAB	30 2CLKBA
Using 25-mil Center-to-Center Spacings	2 <mark>0EAB</mark> [28	29 20EBA

description

The 'LVT16952 are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16952 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

SCBS151D - MAY 1992 - REVISED AUGUST 1996

description (continued)

The SN54LVT16952 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16952 is characterized for operation from -40°C to 85°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SCBS151D - MAY 1992 - REVISED AUGUST 1996

	FUNCTION TABLE [†]										
	OUTPUT										
CLKENAB	CLKAB	OEAB	Α	В							
Н	Х	L	Х	в ₀ ‡							
Х	L	L	Х	в ₀ ‡ в ₀ ‡							
L	\uparrow	L	L	L							
L	\uparrow	L	н	н							
Х	Х	н	Х	Z							

[†] A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡Level of B before the indicated steady-state input conditions were established

logic diagram (positive logic)



To Seven Other Channels



SCBS151D - MAY 1992 - REVISED AUGUST 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I _O : SN54LVT16952	96 mA
SN74LVT16952	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT16952	
SN74LVT16952	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	
DL package	1.4 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book.*

recommended operating conditions (see Note 4)

						SN74LVT16952		
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V		
VIH	High-level input voltage	2		2		V		
VIL	Low-level input voltage					0.8	V	
VI	Input voltage					5.5	V	
ЮН	IOH High-level output current					-32	mA	
IOL	DL Low-level output current					64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
Т _А	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS151D - MAY 1992 - REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS				54LVT16	952	SN7	4LVT16	952		
PARAMETER	1						MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 2.7 V,	lı = -18 mA				-1.2			-1.2	V	
	V_{CC} = MIN to MAX [‡] ,	I _{OH} = −100 μA		V _{CC} –0	.2		V _{CC} -0.	2			
Ver	V _{CC} = 2.7 V,	I _{OH} = -8 mA		2.4			2.4			V	
VOH	V _{CC} = 3 V	I _{OH} = -24 mA		2						v	
	VCC = 3 V	I _{OH} = -32 mA					2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2		
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5		
VOL		I _{OL} = 16 mA				0.4			0.4	v	
VOL	V _{CC} = 3 V	I _{OL} = 32 mA				0.5			0.5	v	
	100-01	I _{OL} = 48 mA				0.55					
		I _{OL} = 64 mA							0.55		
	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND	Control			±1			±1		
	$V_{CC} = 0$ or MAX [‡] ,	V _I = 5.5 V	inputs	10			10				
li		VI = 5.5 V				100			20	μΑ	
	V _{CC} = 3.6 V	$V_I = V_{CC}$	A or B ports§				1				
		V _I = 0				-5			-5	5	
loff	V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$	_						±100	μΑ	
l(hold)	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75			75			μA	
'i(noid)	100-01	V _I = 2 V		-75			-75			μι	
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μΑ	
IOZL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μA	
			Outputs high			0.12			0.12		
Icc	V _{CC} = 3.6 V,			5		5		5	mA		
$V_{I} = V_{CC}$ or GN	$V_{I} = V_{CC}$ or GND		Outputs disabled			0.12			0.12		
∆I _{CC} ¶	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND					0.2			0.2	mA	
Ci	V _I = 3 V or 0				4			4		pF	
C _{io}	V _O = 3 V or 0				13			13		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS151D - MAY 1992 - REVISED AUGUST 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LVT16952			SN74LVT16952				
				: 3.3 V 3 V	V _{CC} =	2.7 V	V _{CC} = ± 0.		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz
t Dulas duration	CLKEN high	3.3		3.3		3.3		3.3			
١w	t _W Pulse duration	CLK high or low	3.3		3.3		3.3		3.3		ns
	O a farm d'an a	A or B before CLK	2.6		3.3		2.1		2.9		
t _{su}	su Setup time	CLKEN before CLK	1.2		1.6		1.2		1.6		ns
+.	t labeldinge	A or B after CLK	0.7		0.7		0.7		0.7		ns
t _h Hold time	CLKEN after CLK	1.4		1.5		1.4		1.5		115	


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

					T16952							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
fmax			150		150		150			150		MHz
^t PLH	CLKBA or	A or B	1.6	5.7		7.4	2	3.4	5.8		7.1	ns
^t PHL	CLKAB	AUB	2	6		7	2	3.4	5.8		6.9	115
^t PZH	OEBA or	A or B	1	5		7.3	1	2.7	5.6		6.7	ns
^t PZL	OEAB	AUB	1.2	5.2		5.9	1.2	2.7	6.5		8	115
^t PHZ	OEBA or	A or B	1.8	6.7		7.3	2.3	3.9	6.3		6.9	ns
^t PLZ	OEAB	AUB	1.2	5.8		6	2.2	3.9	5.1		5.3	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS151D - MAY 1992 - REVISED AUGUST 1996



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated