SCBS150E – JULY 1994 – REVISED MAY 1997

| <ul> <li>Members of the Texas Instruments<br/>Widebus™ Family</li> <li>State-of-the-Art Advanced BiCMOS</li> </ul> | SN74LVTH16652     |    | . WD PACKAGE<br>DGV, OR DL PACKAGE<br>EW) |
|--|-------------------|----|---|
| Technology (ABT) Design for 3.3-V  | 10EAB [           |    | 56 110EBA                                 |
| Operation and Low-Static Power   | 1CLKAB            |    | 55 1 1CLKBA                               |
| Dissipation  | 1SAB              |    | 54 1 1SBA                                 |
| <ul> <li>Support Mixed-Mode Signal Operation</li> </ul>  |                   | -  | 53 GND                                    |
| (5-V Input and Output Voltages With  | 1A1 [             |    | 52 1 1B1                                  |
| 3.3-V V <sub>CC</sub> )  | 1A2               |    | 51 1B2                                    |
| <ul> <li>Support Unregulated Battery Operation</li> </ul>  | v <sub>cc</sub> [ | 7  | 50 VCC                                    |
| Down to 2.7 V  | 1A3 [             |    | 49 ] 1B3                                  |
| <ul> <li>High-Impedance State During Power Up</li> </ul>   | 1A4 [             | 9  | 48 <b>]</b> 1B4                           |
| and Power Down   | 1A5 🛛             |    | 47 🛛 1B5                                  |
| <ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>   | GND               |    | 46 GND                                    |
| < 0.8 V at $V_{CC}$ = 3.3 V, T <sub>A</sub> = 25°C   |                   |    | 45 <b>1</b> B6                            |
| <ul> <li>Bus Hold on Data Inputs Eliminates the</li> </ul>   | 1A7 [             |    | 44 <b>1</b> B7                            |
| Need for External Pullup/Pulldown  | 1A8 [             |    | 43 B8                                     |
| Resistors  |                   |    | 42 2B1                                    |
| <ul> <li>Power Off Disables Inputs/Outputs,</li> </ul>   | 2A2 [<br>2A3 [    |    | 41 2B2<br>40 2B3                          |
| Permitting Live Insertion  | GND               |    | 40 J 263<br>39 GND                        |
| <ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li> </ul>   | 2A4               |    | 38 2B4                                    |
| Minimizes High-Speed Switching Noise   |                   | 20 | 37 2B5                                    |
| <ul> <li>Flow-Through Architecture Optimizes PCB</li> </ul>  | 2A6 [             |    | 36 2B6                                    |
| Layout   | V <sub>CC</sub>   |    | 35 V <sub>CC</sub>                        |
| <ul> <li>Package Options Include Plastic 300-mil</li> </ul>  | 2A7               |    | 34 2B7                                    |
| Shrink Small-Outline (DL), Thin Shrink   | 2A8 [             | 24 | 33 2B8                                    |
| Small-Outline (DGG), and Thin Very   | GND [             | 25 | 32 GND                                    |
| Small-Outline (DGV) Packages and 380-mil   | 2SAB 🛛            |    | 31 2SBA                                   |
| Fine-Pitch Ceramic Flat (WD) Package   | 2CLKAB            |    | 30 2CLKBA                                 |
| Using 25-mil Center-to-Center Spacings   | 20EAB             | 28 | 29 20EBA                                  |

#### description

The 'LVTH16652 are 16-bit bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH16652.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS150E - JULY 1994 - REVISED MAY 1997

#### description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH16652 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVTH16652 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

|      |      | INP        | UTS        | DATA I/O <sup>†</sup> |     |                          |                          |   |
|------|------|------------|------------|-----------------------|-----|--------------------------|--------------------------|---|
| OEAB | OEBA | CLKAB      | CLKBA      | SAB                   | SBA | A1–A8                    | B1–B8                    | OPERATION OR FUNCTION                             |
| L    | Н    | H or L     | H or L     | Х                     | Х   | Input                    | Input                    | Isolation   |
| L    | Н    | $\uparrow$ | $\uparrow$ | Х                     | Х   | Input                    | Input                    | Store A and B data                                |
| Х    | Н    | Ŷ          | H or L     | Х                     | Х   | Input                    | Unspecified <sup>‡</sup> | Store A, hold B                                   |
| н    | Н    | $\uparrow$ | $\uparrow$ | х‡                    | Х   | Input                    | Output                   | Store A in both registers                         |
| L    | Х    | H or L     | $\uparrow$ | Х                     | Х   | Unspecified <sup>‡</sup> | Input                    | Hold A, store B                                   |
| L    | L    | $\uparrow$ | $\uparrow$ | Х                     | х‡  | Output                   | Input                    | Store B in both registers                         |
| L    | L    | Х          | Х          | Х                     | L   | Output                   | Input                    | Real-time B data to A bus                         |
| L    | L    | Х          | H or L     | Х                     | Н   | Output                   | Input                    | Stored B data to A bus                            |
| Н    | Н    | Х          | Х          | L                     | Х   | Input                    | Output                   | Real-time A data to B bus                         |
| Н    | Н    | H or L     | Х          | Н                     | Х   | Input                    | Output                   | Stored A data to B bus                            |
| Н    | L    | H or L     | H or L     | Н                     | Н   | Output                   | Output                   | Stored A data to B bus and stored B data to A bus |

FUNCTION TABLE

<sup>†</sup> The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.




SCBS150E - JULY 1994 - REVISED MAY 1997

Х

н

TO A AND/OR B




STORAGE FROM A, B, OR A AND B

Figure 1. Bus-Management Functions



SCBS150E - JULY 1994 - REVISED MAY 1997

#### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS150E - JULY 1994 - REVISED MAY 1997

logic diagram (positive logic)



To Seven Other Channels



SCBS150E - JULY 1994 - REVISED MAY 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage range, V <sub>CC</sub><br>Input voltage range, V <sub>I</sub> (see Note 1) |  |
|---|--|
| Voltage range applied to any output in the high or power-off state, $V_{O}$ (see Note 1)  |  |
| Current into any output in the low state, $I_{\Omega}$ : SN54LVTH16652                    |  |
| SN74LVTH16652   |  |
| Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16652     |  |
| SN74LVTH16652   |  |
| Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)                                 |  |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ )  |  |
| Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package                        |  |
|   |  |
| DL package  |  |
| Storage temperature range, T <sub>stg</sub>   |  |
|   |  |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

|                            |                                    | 2               |     |     |     |     | UNIT |
|----------------------------|------------------------------------|-----------------|-----|-----|-----|-----|------|
|                            |                                    |                 | MIN | MAX | MIN | MAX | UNIT |
| VCC                        | Supply voltage                     | pply voltage    |     |     |     |     |      |
| VIH                        | High-level input voltage           | 2               |     | 2   |     | V   |      |
| VIL                        | Low-level input voltage            |                 | 0.8 |     | 0.8 | V   |      |
| VI                         | Input voltage                      |                 | 5.5 |     | 5.5 | V   |      |
| ЮН                         | High-level output current          |                 | -24 |     | -32 | mA  |      |
| IOL                        | Low-level output current           |                 |     | 48  |     | 64  | mA   |
| $\Delta t/\Delta v$        | Input transition rise or fall rate | Outputs enabled |     | 10  |     | 10  | ns/V |
| $\Delta t / \Delta V_{CC}$ | Power-up ramp rate                 |                 | 200 |     | 200 |     | μs/V |
| т <sub>А</sub>             | Operating free-air temperature     |                 | -55 | 125 | -40 | 85  | °C   |

NOTE 4: Unused control pins must be held high or low to prevent them from floating.



SCBS150E - JULY 1994 - REVISED MAY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DA   |                               | TEST CON   | DITIONS                          | SN54L | VTH166 | 52   | SN74L                | VTH166 | 52   | UNIT |  |  |
|--|-------------------------------|--|----------------------------------|-------|--------|------|----------------------|--------|------|------|--|--|
| FAI  | RAMETER                       | TEST CON   | DITIONS                          | MIN   | TYP†   | MAX  | MIN                  | TYP†   | MAX  | UNIT |  |  |
| VIK  |                               | V <sub>CC</sub> = 2.7 V,   | lj = -18 mA                      |       |        | -1.2 |                      |        | -1.2 | V    |  |  |
|  |                               | V <sub>CC</sub> = 2.7 V to 3.6 V,  | I <sub>OH</sub> = −100 μA        |       |        |      | V <sub>CC</sub> -0.2 |        |      |      |  |  |
| VOH  |                               | V <sub>CC</sub> = 2.7 V,   | IOH =8 mA                        | 2.4   |        |      | 2.4                  |        |      | v    |  |  |
|  |                               |  | I <sub>OH</sub> = -24 mA         | 2     |        |      |                      |        |      | v    |  |  |
|  |                               | V <sub>CC</sub> = 3 V  | I <sub>OH</sub> = -32 mA         |       |        |      | 2                    |        |      |      |  |  |
|  |                               |  | I <sub>OL</sub> = 100 μA         |       |        | 0.2  |                      |        | 0.2  |      |  |  |
|  |                               | V <sub>CC</sub> = 2.7 V  | I <sub>OL</sub> = 24 mA          |       |        | 0.5  |                      |        | 0.5  |      |  |  |
|  |                               |  | I <sub>OL</sub> = 16 mA          |       |        | 0.4  |                      |        | 0.4  | v    |  |  |
| VOL  |                               |  | I <sub>OL</sub> = 32 mA          |       |        | 0.5  |                      |        | 0.5  | v    |  |  |
|  |                               | V <sub>CC</sub> = 3 V  | I <sub>OL</sub> = 48 mA          |       |        | 0.55 |                      |        |      |      |  |  |
|  | _                             |  | I <sub>OL</sub> = 64 mA          |       |        |      |                      |        | 0.55 |      |  |  |
| Control inputo                                 | V <sub>CC</sub> = 0 or 3.6 V, | V <sub>I</sub> = 5.5 V   |                                  |       | 10     |      |                      | 10     |      |      |  |  |
| Control inputs<br>II<br>A or B ports‡          | Control inputs                | V <sub>CC</sub> = 3.6 V,   | $V_{I} = V_{CC} \text{ or } GND$ |       |        | ±1   |                      |        | ±1   |      |  |  |
|  | A or B ports‡                 | ‡ V <sub>CC</sub> = 3.6 V  | V <sub>I</sub> = 5.5 V           |       |        | 20   |                      |        | 20   | μA   |  |  |
|  |                               |  | $V_{I} = V_{CC}$                 |       |        | 5    |                      |        | 5    |      |  |  |
|  |                               |  | V <sub>I</sub> = 0               |       |        | -10  |                      |        | -10  |      |  |  |
| loff   |                               | $V_{CC} = 0$ , $V_{I}$ or $V_{O} = 0$  | to 4.5 V                         |       |        |      |                      |        | ±100 | μΑ   |  |  |
| 1  | A on D monto                  | N== 0V   | V <sub>I</sub> = 0.8 V           | 75    |        |      | 75                   |        |      |      |  |  |
| l(hold)  | A or B ports                  | V <sub>CC</sub> = 3 V  | V <sub>I</sub> = 2 V             | -75   |        |      | -75                  |        |      | μA   |  |  |
| IOZH   |                               | V <sub>CC</sub> = 3.6 V,   | V <sub>O</sub> = 3 V             |       |        | 1    |                      |        | 1    | μA   |  |  |
| IOZL   |                               | V <sub>CC</sub> = 3.6 V,   | V <sub>O</sub> = 0.5 V           |       |        | -1   |                      |        | -1   | μA   |  |  |
| IOZPU <sup>§</sup>                             |                               | $\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$<br>$\overline{OE} = \text{don't care}$ |                                  |       | ±100   |      |                      |        | ±100 | μA   |  |  |
| IOZPD <sup>§</sup>                             |                               | $\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care   | = 0.5 V to 3 V,                  |       |        | ±100 |                      |        | ±100 | μA   |  |  |
|  |                               |  | Outputs high                     |       |        | 0.1  |                      |        | 0.1  |      |  |  |
| ICC  |                               | $V_{CC} = 3.6 \text{ V}, \text{ I}_{O} = 0,$<br>$V_{I} = V_{CC} \text{ or GND}$  | Outputs low                      |       |        | 5    |                      |        | 5    | mA   |  |  |
|  |                               |  | Outputs disabled                 |       |        | 0.1  | 0.1                  |        |      |      |  |  |
| ∆I <sub>CC</sub> ¶ One input at V <sub>C</sub> |                               | $V_{CC} = 3 V \text{ to } 3.6 V,$<br>One input at $V_{CC} - 0.6 Other$ inputs at $V_{CC}$ or   |                                  |       |        | 0.2  |                      |        | 0.2  | mA   |  |  |
| Ci   |                               | V <sub>I</sub> = 3 V or 0  |                                  |       |        |      |                      |        |      | pF   |  |  |
| C <sub>io</sub>                                |                               | $V_0 = 3 V \text{ or } 0$  |                                  |       |        |      |                      |        |      | pF   |  |  |

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Unused pins at V<sub>CC</sub> or GND

§ This parameter is characterized but not production tested.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS150E - JULY 1994 - REVISED MAY 1997

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

|                 |  |                                    | SN54LV | TH16652           |       |                           |              |                         |     |      |
|-----------------|--|------------------------------------|--------|-------------------|-------|---------------------------|--------------|-------------------------|-----|------|
|                 |  | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |        | V <sub>CC</sub> = | 2.7 V | = ۷ <sub>CC</sub><br>± 0. | = 3.3<br>3 V | V <sub>CC</sub> = 2.7 V |     | UNIT |
|                 |  | MIN                                | MAX    | MIN               | MAX   | MIN                       | MAX          | MIN                     | MAX |      |
| fclock          | Clock frequency  |                                    |        |                   |       |                           |              |                         |     | MHz  |
| tw              | Pulse duration, CLK high or low                                |                                    |        |                   |       |                           |              |                         |     | ns   |
| t <sub>su</sub> | Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$ |                                    |        |                   |       |                           |              |                         |     | ns   |
| t <sub>h</sub>  | Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$   |                                    |        |                   |       |                           |              |                         |     | ns   |


### switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

|                                 |                 |                | SN54LVTH16652 SN74LVTH16652 |              |                         |     |                                    |      |     |                         |     |      |    |
|---------------------------------|-----------------|----------------|-----------------------------|--------------|-------------------------|-----|------------------------------------|------|-----|-------------------------|-----|------|----|
| PARAMETER                       | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> =<br>± 0.   | 3.3 V<br>3 V | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |      |     | V <sub>CC</sub> = 2.7 V |     | UNIT |    |
|                                 |                 |                | MIN                         | MAX          | MIN                     | MAX | MIN                                | TYP† | MAX | MIN                     | MAX |      |    |
| fmax                            |                 |                |                             |              |                         |     |                                    |      |     |                         |     | MHz  |    |
| <sup>t</sup> PLH                | CLK             | B or A         |                             |              |                         |     |                                    |      |     |                         |     | ns   |    |
| <sup>t</sup> PHL                | OLK             | BUIA           |                             |              |                         |     |                                    |      |     |                         |     | 115  |    |
| <sup>t</sup> PLH                | A or B          | B or A         |                             |              |                         |     |                                    |      |     |                         |     | ns   |    |
| <sup>t</sup> PHL                | AOIB            | BOTA           |                             |              |                         |     |                                    |      |     |                         |     | 115  |    |
| <sup>t</sup> PLH                | SAB or SBA      | B or A         |                             |              |                         |     |                                    |      |     |                         |     | ns   |    |
| <sup>t</sup> PHL                | SAB OI SBA      |                |                             |              |                         |     |                                    |      |     |                         |     | 115  |    |
| <sup>t</sup> PZH                | OEBA            | 0584           | А                           |              |                         |     |                                    |      |     |                         |     |      | ns |
| <sup>t</sup> PZL                |                 | ~              |                             |              |                         |     |                                    |      |     |                         |     | 115  |    |
| <sup>t</sup> PHZ                | OEBA            | ٨              |                             |              |                         |     |                                    |      |     |                         |     | ns   |    |
| <sup>t</sup> PLZ                | OEBA            | A              |                             |              |                         |     |                                    |      |     |                         |     | 115  |    |
| <sup>t</sup> PZH                | 0540            | В              |                             |              |                         |     |                                    |      |     |                         |     | ns   |    |
| <sup>t</sup> PZL                | OEAB            | в              |                             |              |                         |     |                                    |      |     |                         |     | 115  |    |
| <sup>t</sup> PHZ                | 0.51.5          | В              |                             |              |                         |     |                                    |      |     |                         |     | ns   |    |
| <sup>t</sup> PLZ                | OEAB            | D              |                             |              |                         |     |                                    |      |     |                         |     | 115  |    |
| <sup>t</sup> sk(o) <sup>‡</sup> |                 |                |                             |              |                         |     |                                    |      |     |                         |     | ns   |    |

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



SCBS150E - JULY 1994 - REVISED MAY 1997




### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 2. Load Circuit and Voltage Waveforms





#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated