SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

| State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power | SN54LVT16501 WD PACKAGE SN74LVT16501 DGG OR DL PACKAGE (TOP VIEW) |
|---|---|
| Dissipation | |
| Members of the Texas Instruments | OEAB [] 1 56 [] GND LEAB [] 2 55 [] CLKAB |
| <i>Widebus</i> ™ Family | A1 [] 3 54 [] B1 |
| • Support Mixed-Mode Signal Operation (5 | |
| Input and Output Voltages With 3.3-V VC | |
| • Support Unregulated Battery Operation | A3 [] 6 51 [] B3 |
| Down to 2.7 V | |
| ● UBT [™] (Universal Bus Transceiver) | A4 🛛 8 49 🗍 B4 |
| Combines D-Type Latches and D-Type | A5 🛛 9 48 🗍 B5 |
| Flip-Flops for Operation in Transparent, | A6 🛛 10 47 🗋 B6 |
| Latched, or Clocked Mode | GND [] 11 46]] GND |
| • Typical V _{OLP} (Output Ground Bounce) | A7 🛛 12 45 🛛 B7 |
| < 0.8 V at V _{CC} = 3.3 V, T _A = 25°C | A8 🛛 13 44 🛛 B8 |
| ESD Protection Exceeds 2000 V Per | A9 🛛 14 43 🗍 B9 |
| MIL-STD-883, Method 3015; Exceeds 200 | V A10 15 42 B10 |
| Using Machine Model | A11 U 16 41 U B11 |
| (C = 200 pF, R = 0) | |
| • Latch-Up Performance Exceeds 500 mA | GND [] 18 39 [] GND |
| Per JEDEC Standard JESD-17 | A13 [] 19 38 [] B13 A14 [] 20 37 [] B14 |
| • Bus Hold on Data Inputs Eliminates the | A14 [] 20 37] B14 A15 [] 21 36 [] B15 |
| Need for External Pullup/Pulldown | V_{CC} [22 35] V_{CC} |
| Resistors | A16 [] 23 34 [] B16 |
| Support Live Insertion | A17 24 33 B17 |
| Distributed V_{CC} and GND Pin Configurat | |
| Minimizes High-Speed Switching Noise | A18 26 31 B18 |
| Flow-Through Architecture Optimizes | |
| PCB Layout | LEBA 29 GND |

 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'LVT16501 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

description (continued)

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the input/output (I/O) pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN54LVT16501 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16501 is characterized for operation from -40°C to 85°C.

| | INPUTS | | | | | | | | | | | |
|------|--------|------------|---|--------------------------------------|--|--|--|--|--|--|--|--|
| OEAB | LEAB | CLKAB | Α | В | | | | | | | | |
| L | Х | Х | Х | Z | | | | | | | | |
| н | Н | Х | L | L | | | | | | | | |
| н | н | Х | Н | н | | | | | | | | |
| н | L | \uparrow | L | L | | | | | | | | |
| н | L | \uparrow | Н | н | | | | | | | | |
| н | L | Н | Х | в ₀ ‡ | | | | | | | | |
| н | L | L | Х | в ₀ ‡ в ₀ § | | | | | | | | |

FUNCTION TABLET

[†]A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V_{CC} $-0.5 V$ to $4.6 V$ Input voltage range, V_I (see Note 1) $-0.5 V$ to 7 VVoltage range applied to any output in the high state or power-off state, V_O (see Note 1) $-0.5 V$ to 7 VCurrent into any output in the low state, I_O : SN54LVT1650196 mASN74LVT16501128 mACurrent into any output in the high state, I_O (see Note 2): SN54LVT1650148 mAInput clamp current, I_{IK} ($V_I < 0$) $-50 mA$ Output clamp current, I_{OK} ($V_O < 0$) $-50 mA$ Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package1 WDL package1.4 WStorage temperature range, T_{stg} $-65^{\circ}C$ to $150^{\circ}C$ | |
|--|---|
| Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)-0.5 V to 7 VCurrent into any output in the low state, I_O : SN54LVT1650196 mASN74LVT16501128 mACurrent into any output in the high state, I_O (see Note 2): SN54LVT1650148 mASN74LVT1650164 mAInput clamp current, I_{IK} ($V_I < 0$)-50 mAOutput clamp current, I_{OK} ($V_O < 0$)-50 mAMaximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3): DGG package1.4 W | Supply voltage range, V _{CC} –0.5 V to 4.6 V |
| Current into any output in the low state, I_O :SN54LVT1650196 mASN74LVT16501128 mACurrent into any output in the high state, I_O (see Note 2):SN54LVT1650148 mASN74LVT1650164 mAInput clamp current, I_{IK} ($V_I < 0$)-50 mAOutput clamp current, I_{OK} ($V_O < 0$)-50 mAMaximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3):DGG package1.4 W | Input voltage range, V _I (see Note 1) |
| $\begin{array}{c} \text{SN74LVT16501} & 128 \text{ mA} \\ \text{Current into any output in the high state, I}_O (see Note 2): \\ \text{SN54LVT16501} & 48 \text{ mA} \\ \text{SN74LVT16501} & 64 \text{ mA} \\ \text{Input clamp current, I}_{IK} (V_I < 0) & -50 \text{ mA} \\ \text{Output clamp current, I}_{OK} (V_O < 0) & -50 \text{ mA} \\ \text{Maximum power dissipation at T}_A = 55^{\circ}\text{C} (in still air) (see Note 3): \\ \text{DGG package} & 1.4 \text{ W} \\ \end{array}$ | Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)0.5 V to 7 V |
| Current into any output in the high state, IO (see Note 2): SN54LVT1650148 mASN74LVT1650164 mAInput clamp current, IIK (VI < 0) | Current into any output in the low state, I _O : SN54LVT16501 |
| $\label{eq:started} \begin{array}{c} \text{SN74LVT16501} & \dots & 64 \text{ mA} \\ \text{Input clamp current, } I_{\text{IK}} \left(\text{V}_{\text{I}} < 0\right) & \dots & -50 \text{ mA} \\ \text{Output clamp current, } I_{\text{OK}} \left(\text{V}_{\text{O}} < 0\right) & \dots & -50 \text{ mA} \\ \text{Maximum power dissipation at } T_{\text{A}} = 55^{\circ}\text{C} \text{ (in still air) (see Note 3): DGG package } \dots & 1 \text{ W} \\ \text{DL package } \dots & 1.4 \text{ W} \\ \end{array}$ | SN74LVT16501 |
| $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | Current into any output in the high state, I _O (see Note 2): SN54LVT16501 |
| Output clamp current, I_{OK} ($V_O < 0$)-50 mAMaximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package1 WDL package1.4 W | SN74LVT16501 64 mA |
| Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package | Input clamp current, I _{IK} (V _I < 0) |
| DL package | Output clamp current, I _{OK} (V _O < 0) |
| | Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package |
| | DL package |
| | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

recommended operating conditions (see Note 4)

| | | | SN54LV | SN54LVT16501 | | /T16501 | UNIT |
|-----------------------|------------------------------------|-----------------|--------|--------------|-----|---------|------|
| | | | MIN | MAX | MIN | MAX | |
| VCC | Supply voltage | 2.7 | 3.6 | 2.7 | 3.6 | V | |
| VIH | High-level input voltage | 2 | | 2 | | V | |
| VIL | Low-level input voltage | | 0.8 | | 0.8 | V | |
| VI | Input voltage | | 5.5 | | 5.5 | V | |
| ЮН | High-level output current | | | -24 | | -32 | mA |
| IOL | Low-level output current | | 48 | | 64 | mA | |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | Outputs enabled | | 10 | | 10 | ns/V |
| TA | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | | SNS | 54LVT16 | 501 | SN7 | 501 | | |
|------------------|---------------|---|---------------------------|-------------------------|--------------------|---------|------|----------------------|-----|-------|------|
| | | IESI | CONDITIO | JNS | MIN | TYP† | MAX | MIN TYP [†] | | MAX | UNIT |
| Vik | | V _{CC} = 2.7 V, | l _l = -18 | mA | | | -1.2 | | | -1.2 | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | IOH = - | 100 μA | V _{CC} –0 | .2 | | V _{CC} -0 | 2 | | |
| | | V _{CC} = 2.7 V, | IOH = -{ | 3 mA | 2.4 | | | 2.4 | | | v |
| VOH | | V _{CC} = 3 V | IOH = -2 | 24 mA | 2 | | | | | | v |
| | | vCC = 3 v | IOH = –∹ | 32 mA | | | | 2 | | | |
| | | | $I_{OL} = 10$ | 0 μΑ | | | 0.2 | | | 0.2 | |
| | | V _{CC} = 2.7 V | I _{OL} = 24 | ↓mA | | | 0.5 | | | 0.5 | |
| Va | | | I _{OL} = 16 | S mA | | | 0.4 | | | 0.4 | V |
| VOL | | V _{CC} = 3 V | I _{OL} = 32 | 2 mA | | | 0.5 | | | 0.5 | v |
| | | vCC = 3 v | I _{OL} = 48 | 3 mA | | | 0.55 | | | | |
| | | | I _{OL} = 64 | ↓ mA | | | | | | 0.55 | |
| | Control pins | V _{CC} = 3.6 V, | $V_{I} = V_{C}$ | _C or GND | | | ±1 | | | ±1 | |
| | Control pins | V _{CC} = 0 or 3.6 V, | V _I = 5.5 | V | | | 10 | 1(| | 10 | |
| lj – | A or B ports‡ | V _{CC} = 3.6 V | V _I = 5.5 | V | 120 | | | | | 20 μA | |
| | | | $V_I = V_C$ | C | | | 1 | 1 | | 1 | |
| | | | V _I = 0 | | | | -5 | | | -5 | |
| l _{off} | | $V_{CC} = 0,$ | VI or VC |) = 0 to 4.5 V | | | | | | ±100 | μA |
| 1. <i>a</i> | A or B ports | V _{CC} = 3 V | $V_{\rm I} = 0.8 V$ | | 75 | | | 75 | | | μA |
| l(hold) | A of B ports | vCC = 3 v | V _I = 2 V | | -75 | | | -75 | | | μA |
| IOZH | | V _{CC} = 3.6 V, | VO = 3 / | V | | | | | | 1 | μA |
| IOZL | | V _{CC} = 3.6 V, | V _O = 0.5 | 5 V | | | | | | -1 | μA |
| ICC ∆ICC§ | | N 26W | | Outputs high | | | 0.12 | | | 0.12 | |
| | | V _{CC} = 3.6 V, V _I = V _{CC} or GND | $I_{O} = 0$, Outputs low | | 5 | | 5 | | mA | | |
| | | | | Outputs disabled | | | 0.12 | | | 0.12 | |
| | | $V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at $V_{CC} \text{ o}$ | | ut at $V_{CC} - 0.6$ V, | | | 0.2 | | | 0.2 | mA |
| Ci | | V _I = 3 V or 0 | | | | 3.5 | | | 3.5 | | pF |
| C _{io} | | V _O = 3 V or 0 | | | | 12 | | | 12 | | pF |

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] Unused pins at V_{CC} or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | | SN54LVT16501 | | | SN74LVT16501 | | | | |
|-----------------|-----------------------|-----------------------------|-----|------------------------------------|-----|-----|--------------|------------------------------------|-----|-------|------|
| | | | | V _{CC} = 3.3 V ± 0.3 V | | | | V _{CC} = 3.3 V ± 0.3 V | | 2.7 V | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| fclock | clock Clock frequency | | 0 | 150 | 0 | 125 | 0 | 150 | 0 | 125 | MHz |
| | Pulse duration | LE high | 3.3 | | 3.3 | | 3.3 | | 3.3 | | ns |
| tw | Puise duration | CLK high or low | 3.3 | | 3.3 | | 3.3 | | 3.3 | | |
| | | A before CLKAB↑ | 1.6 | | 2.1 | | 1.6 | | 2.1 | | |
| | | B before CLKBA↑ | 1.6 | | 2.1 | | 1.6 | | 2.1 | | |
| t _{su} | Setup time | A or B before LE↓, CLK high | 3.1 | | 2.7 | | 2.6 | | 1.9 | | ns |
| | | A or B before LE↓, CLK low | 2.6 | | 2.0 | | 2 | | 1.3 | | |
| | | A or B after CLK↑ | 2 | | 2.1 | | 2 | | 2.1 | | |
| th | Hold time | A or B after LE↓ | 1.3 | | 1.2 | | 0.9 | | 1.2 | | ns |

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| | | | | SN54LV | T16501 | | | SN7 | 4LVT16 | 501 | | |
|------------------|-----------------|----------------|-----|--------|-------------------------|------|----------------------------------|------|--------|-------------------------|------|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | | | V _{CC} = 2.7 V | | V _{CC} = 3.3 ± 0.3 V | | V | V _{CC} = 2.7 V | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | TYP† | MAX | MIN | MAX | |
| fmax | | | 150 | | 125 | | 150 | | | 125 | | MHz |
| ^t PLH | B or A | A or B | 1.7 | 5.4 | | 6.8 | 1.7 | 3 | 5.4 | | 6.8 | ns |
| ^t PHL | BOLA | AUB | 1.6 | 6 | | 7.8 | 1.6 | 3.2 | 5.9 | | 7.7 | 115 |
| ^t PLH | LEBA or LEAB | A or B | 2.3 | 7.3 | | 9 | 2.3 | 4 | 7 | | 8.5 | ns |
| ^t PHL | LEDA OI LEAD | AUB | 2.7 | 8.2 | | 9.8 | 2.7 | 4.3 | 7.9 | | 9.7 | 115 |
| ^t PLH | CLKBA or | A or B | 2.5 | 8.3 | | 9.7 | 2.5 | 4.1 | 7.9 | | 9.2 | ns |
| ^t PHL | CLKAB | AUB | 3.5 | 9.4 | | 10.7 | 3.5 | 5.4 | 8.9 | | 10.4 | 115 |
| ^t PZH | | A or B | 1.2 | 5.1 | | 6.1 | 1.2 | 3 | 5 | | 5.9 | ns |
| ^t PZL | OEBA or OEAB | AUB | 1.5 | 5.9 | | 7 | 1.5 | 3 | 5.8 | | 6.9 | 115 |
| ^t PHZ | OEBA or OEAB | A or B | 2.7 | 7.5 | | 8.5 | 2.7 | 4.6 | 7.4 | | 8.3 | ns |
| ^t PLZ | | AUB | 2.8 | 6.8 | | 7.5 | 2.8 | 4.7 | 6.7 | | 7.2 | 115 |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SCBS147G - MAY 1992 - REVISED NOVEMBER 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated