
SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus™ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16500 . . . WD PACKAGE SN74LVT16500 . . . DGG OR DL PACKAGE (TOP VIEW)



description

The 'LVT16500 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

description (continued)

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16500 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN54LVT16500 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16500 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE[†]

	INP	UTS		OUTPUT
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	Χ	Z
Н	Н	Χ	L	L
Н	Н	Χ	Н	Н
Н	L	\downarrow	L	L
Н	L	\downarrow	Н	Н
Н	L	Н	Χ	в ₀ ‡
Н	L	L	Χ	в ₀ §


[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.



[‡]Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1) .	–0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT16500	96 mA
SN74LVT16500	
Current into any output in the high state, I _O (see Note 2): SN54LVT16500	48 mA
SN74LVT16500	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.



SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

recommended operating conditions (see Note 4)

		SN54LV	T16500	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vсс	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	(F)	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
٧ _I	Input voltage			5.5		5.5	V
ІОН	High-level output current		S)	–24		-32	mA
loL	Low-level output current		² QC	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q'	10		10	ns/V
TA	Operating free-air temperature	-	- 55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		SN	4LVT16	500	SN7	74LVT16	500				
PARAMETER	i es	ST CONDITIONS		MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK	V _{CC} = 2.7 V,	I _I = -18 mA				-1.2			-1.2	V	
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	V _{CC} -0	.2		V _{CC} -0	.2					
V	V _{CC} = 2.7 V,	2.4			2.4			V			
VOH	VCC = 3 V	I _{OH} = -24 mA		2						V	
	ACC = 2 A	$I_{OH} = -32 \text{ mA}$					2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2		
	VCC = 2.7 V	$I_{OL} = 24 \text{ mA}$				0.5			0.5		
\/-·		I _{OL} = 16 mA				0.4			0.4	V	
V _{OL}	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$				0.5			0.5	1 ^v	
	ACC = 2 A	I _{OL} = 48 mA				20.55					
		I _{OL} = 64 mA			3	4.			0.55		
	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND	Control	trol	PA.	±1			±1		
	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V	inputs		10			10			
IĮ	V _{CC} = 3.6 V	V _I = 5.5 V			5	20			20	μΑ	
		$V_I = V_{CC}$	A or B ports‡	Ô	7	5			5		
		V _I = 0		Q		-10			-10		
l _{off}	$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5	V			±100			±100	μΑ	
ha is	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75			75				
^I I(hold)	ACC = 2 A	V _I = 2 V	A or B ports	-75			- 75			μΑ	
lozh	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μΑ	
lozL	V _{CC} = 3.6 V,	V _O = 0.5 V				-1			-1	μΑ	
			Outputs high			0.12			0.12		
loo	$V_{CC} = 3.6 \text{ V},$	$I_{O} = 0$,	Outputs low			5			5	mA	
Icc	$V_I = V_{CC}$ or GND		Outputs disabled	0.12					0.12		
∆lCC§	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ One input at $V_{CC} - 0.6 \text{ V},$ Other inputs at V_{CC} or GND					0.2			0.2	mA	
C _i	V _I = 3 V or 0				3.5			3.5		pF	
C _{io}	V _O = 3 V or 0				12			12		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] Unused pins at V_{CC} or GND

 $[\]S$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					SN54LVT16500				SN74LVT16500			
				V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	150	0	125	0	150	0	125	MHz	
	t _w Pulse duration	LE high	3.3		3.3		3.3		3.3		ns	
t _W	Puise duration	CLK high or low	3.3		3.3		3.3		3.3			
		A before CLKAB↓	1.8		21.1		1.8		1.1			
		B before CLKBA↓	1.9	4	1.2		1.9		1.2			
t _{su}	Setup time	A or B before LE↓, CLK high	2.2	25	1.3		2.2		1.3		ns	
		A or B before LE↓ , CLK low	2.7	200	1.9		2.7		1.9			
t _h Hold time	Hold time	A or B after CLK↓	1.2	Q	1.2		1.2		1.2		no	
	i ioid time	A or B after LE↓	0.9		1.1		0.9		1.1		ns	


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVT16500			SN74LVT16500							
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX		
f _{max}			150		125		150			125		MHz	
^t PLH	D or A	A or B	1.7	5.8		7	1.7	3	5.4		6.8	ns	
^t PHL	B or A	AOIB	1.6	6	EN	7.8	1.6	3.2	5.9		7.7	115	
^t PLH		A or B	2.3	7.3	13	8.9	2.3	4	7		8.5	ns	
^t PHL	LEBA or LEAB	AOIB	2.7	8.2	401	9.8	2.7	4.3	7.9		9.7	115	
^t PLH	CLKBA or	A or B	2	7.4	į.	8.8	2	4.1	7		8.3	ns	
^t PHL	CLKAB	AOID	2.4	8.1		10	2.4	4.4	7.9		9.9	113	
^t PZH	OEBA or	A or B	1.2	5.2		6.1	1.2	3	5		5.9	ns	
tPZL	OEAB	OEAB	AUID	1.5	5.9		7	1.5	3	5.8		6.9	115
^t PHZ	OEBA or	A or B	2.7	7.7		8.6	2.7	4.6	7.4		8.3	ne	
t _{PLZ}	OEAB	AUID	2.8	7.3		7.7	2.8	4.7	6.7		7.2	ns	

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated