
SCBS144G - MAY 1992 - REVISED DECEMBER 1996

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V **Operation and Low-Static Power** Dissipation
- **Members of the Texas Instruments** Widebus™ Family
- **Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V_{CC})
- **Support Unregulated Battery Operation** Down to 2.7 V
- **High-Impedance State During Power Up** and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown Resistors**
- Power Off Disables Inputs/Outputs, **Permitting Live Insertion**
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

SN54LVTH16373 . . . WD PACKAGE SN74LVTH16373... DGG OR DL PACKAGE (TOP VIEW)



description

The 'LVTH16373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

STRUMENTS

SCBS144G - MAY 1992 - REVISED DECEMBER 1996

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVTH16373 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.


The SN54LVTH16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH16373 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

	INPUTS	ОИТРИТ	
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCBS144G - MAY 1992 - REVISED DECEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	\dots –0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	\dots –0.5 V to 7 V
Current into any output in the low state, IO: SN54LVTH16373	96 mA
SN74LVTH16373	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16373	48 mA
SN74LVTH16373	64 mA
Input clamp current, $I_{ K }(V_1 < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

recommended operating conditions (see Note 4)

	<u> </u>				SN74LVTI	UNIT	
			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	, sh	2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	4	5.5		5.5	V	
ІОН	High-level output current	6	-24		-32	mA	
loL	Low-level output current		370	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	60	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V	
T _A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS144G - MAY 1992 - REVISED DECEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	SN54I	VTH163	73	SN74L	UNIT						
PAP	KAWETER	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP†	MAX	UNII			
٧ıK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0.2			V _{CC} -0.2						
VOH		$V_{CC} = 2.7 \text{ V},$	I _{OH} = –8 mA	2.4			2.4			V			
VОН		V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2						V			
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2						
		V _{CC} = 2.7 V	$I_{OL} = 100 \mu\text{A}$			0.2			0.2				
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5				
VOL			I _{OL} = 16 mA			0.4			0.4	V			
VOL		V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V			
		VCC = 3 V	$I_{OL} = 48 \text{ mA}$			0.55							
			$I_{OL} = 64 \text{ mA}$						0.55				
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		, M	10			10				
1.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		N.	±1			±1	^			
lı	Bata tananta	V _{CC} = 3.6 V	VI = VCC		PAG	1			1	μΑ			
	Data inputs		V _I = 0		1	- 5			- 5				
l _{off}		$V_{CC} = 0$, V_{I} or $V_{O} = 0$ t	to 4.5 V	"		±100			±100	μΑ			
lizi i-n	Data inputs	VCC = 3 V	V _I = 0.8 V	75			75			μΑ			
l(hold)	Data Inputs	VCC = 3 V	V _I = 2 V	2 75	;		-75			μ.,			
lozh		$V_{CC} = 3.6 \text{ V},$	V _O = 3 V			5			5	μΑ			
IOZL		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$			- 5			– 5	μΑ			
I _{OZPU} ‡		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} =$	0.5 V to 3 V,			±100			±100	μΑ			
I _{OZPD} ‡		$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, V_{O} = 0$	0.5 V to 3 V,			±100			±100	μΑ			
			Outputs high			0.19			0.19				
lcc		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			5	5			mA			
		1 1 - 100 01 0140	Outputs disabled			0.19	0.19						
∆I _{CC} § One inpu		$V_{CC} = 3 \text{ V to } 3.6 \text{ V,}$ One input at $V_{CC} - 0.6$ Other inputs at V_{CC} or				0.2			0.2	mA			
Ci		V _I = 3 V or 0			3			3		pF			
Со	-	V _O = 3 V or 0			9			9		pF			

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This parameter is characterized but not production tested.

 $[\]S$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS144G - MAY 1992 - REVISED DECEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LV	ГН16373		SN74LVTH16373				
			3.3 V 3 V	V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	v _{CC} =	2.7 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high	3	S	3		3		3		ns
t _{su}	Setup time, data before LE↓	1	oP.A	0.6		1		0.6		ns
th	Hold time, data after LE↓	1	,6,,	1.1		1		1.1		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


		TO (OUTPUT)	SN54LVTH16373										
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX		
t _{PLH}	D	Q	1.4	4		4.4	1.5	2.7	3.8		4.2	ns	
t _{PHL}		Q	1.4	3.8	3	4.2	1.5	2.5	3.6		4	10	
t _{PLH}	LE	Q	2	4.5	3/A	5	2.1	3	4.3		4.8	ns	
t _{PHL}		ď	2	4.2	34	4.2	2.1	2.9	4		4	115	
^t PZH	ŌE	Q	1.4	4.5	У.	5.3	1.5	2.8	4.3		5.1	ns	
^t PZL	OE	ď	1.4	4.5		5.1	1.5	2.8	4.3		4.7	115	
^t PHZ	ŌĒ		Q	2.3	5.2		5.6	2.4	3.5	5		5.4	ns
^t PLZ			1.9	4.9		5.1	2	3.2	4.7		4.8	110	
tsk(o)									0.5			ns	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SCBS144G - MAY 1992 - REVISED DECEMBER 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated