SCBS143G - MAY 1992 - REVISED DECEMBER 1996

 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power 	SN54LVTH16245A WD PACKAGE SN74LVTH16245A DGG OR DL PACKAGE (TOP VIEW)					
Dissipation						
 Members of the Texas Instruments 						
<i>Widebus</i> ™ Family	1B1 0 2 47 0 1A1					
 High-Impedance State During Power Up 						
and Power Down	GND 4 45 GND					
	1B3 5 44 1A3					
 Support Mixed-Mode Signal Operation (5) / Input and Output Voltages With 	1B4 6 43 1 A4					
(5-V Input and Output Voltages With	V_{CC}					
3.3-V V _{CC})	1B5 4 8 41 1 A5					
 Support Unregulated Battery Operation 	1B6 []9 40 []1A6					
Down to 2.7 V	GND [] 10 39 [] GND					
 Distributed V_{CC} and GND Pin Configuration 	1B7 🛛 11 🛛 38 🖸 1A7					
Minimizes High-Speed Switching Noise	1B8 [12 37 [1A8					
• Flow-Through Architecture Optimizes PCB	2B1 🛛 13 🛛 36 🖓 2A1					
Layout	2B2 🛛 14 🛛 35 🗗 2A2					
	GND 🛛 15 34 🗍 GND					
• Typical V _{OLP} (Output Ground Bounce)	2B3 🛛 16 🛛 33 🗖 2A3					
< 0.8 V at V_{CC} = 3.3 V, T_A = 25°C	2B4 🛛 17 🛛 32 🗗 2A4					
ESD Protection Exceeds 2000 V Per	V _{CC} [] 18 31 [] V _{CC}					
MIL-STD-883, Method 3015; Exceeds 200 V	2B5 [19 30] 2A5					
Using Machine Model (C = 200 pF, R = 0)	2B6 🛛 20 29 🕽 2A6					
Latch-Up Performance Exceeds 500 mA Per	GND 21 28 GND					
JEDEC Standard JESD-17	2B7 22 27 2A7					
 Bus Hold on Data Inputs Eliminates the 	2B8 23 26 2A8					
Need for External Pullup/Pulldown	2DIR 24 25 20E					

- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

description

Resistors

The 'LVTH16245A are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

description (continued)

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVTH16245A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN54LVTH16245A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH16245A is characterized for operation from –40°C to 85°C.

	FUNCTION TABLE (each 8-bit section)								
	INPUTS OPERATION								
	OE	DIR	OPERATION						
Γ	L	L	B data to A bus						
	L	н	A data to B bus						
	Н	Х	Isolation						



logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS143G - MAY 1992 - REVISED DECEMBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high or power-off state, V_{O} (see Note 1)	
Current into any output in the low state, IO: SN54LVTH16245A	
SN74LVTH16245A	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16245A	48 mA
SN74LVTH16245A	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T _{stg} 6	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

					SN74LVTH	UNIT	
		MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current		-24		-32	mA	
IOL	Low-level output current		48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200		200		μs/V	
Т _А	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SCBS143G - MAY 1992 - REVISED DECEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	SN54L	VTH1624	45A	SN74L							
		TEST CO	MIN	TYP†	MAX	MIN	TYP†	MAX					
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V			
		$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = −100 μA	V _{CC} -0.2			V _{CC} -0.2						
Maria		V _{CC} = 2.7 V,	I _{OH} = –8 mA	2.4			2.4			v			
VOH			I _{OH} = -24 mA	2						v			
		V _{CC} = 3 V	I _{OH} = -32 mA				2						
		No. 07.V	I _{OL} = 100 μA			0.2			0.2				
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA		-	0.5			0.5	1			
M = 1			I _{OL} = 16 mA			0.4			0.4	v			
VOL			I _{OL} = 32 mA			0.5			0.5				
		V _{CC} = 3 V	I _{OL} = 48 mA			0.55							
			I _{OL} = 64 mA						0.55				
	Control inputs	V _{CC} = 3.6 V,	$C = 3.6 V$, $V_I = V_{CC} \text{ or } GND$			±1			±1				
		V _{CC} = 0 or 3.6 V,	VI = 5.5 V		10				10				
կ	A or B ports‡	V _{CC} = 3.6 V	V _I = 5.5 V			20			20	1			
			$V_I = V_{CC}$			1			1				
			V _I = 0			-5			-5				
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μA			
1	A an D marta	N 2.V	V _I = 0.8 V	75			75						
l(hold)	A or B ports	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA			
IOZPU [§]		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	= 0.5 V to 3 V,			±100			±100	μA			
IOZPD [§]		$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, } V_{O} = 0.5 \text{ V to 3 V,}$ $\overline{OE} = \text{don't care}$				±100			±100	μA			
lcc¶		V _{CC} = 3.6 V,	Outputs high			0.09			0.19				
		$I_{O} = 0,$	Outputs low			5			5	mA			
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled	0.09		0.19							
ΔICC		V_{CC} = 3 V to 3.6, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND				0.2			0.2	mA			
Ci		V _I = 3 V or 0			4			4		pF			
C _{io}		$V_{O} = 3 V \text{ or } 0$			10			10		pF			

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] Unused pins at V_{CC} or GND [§] This parameter is warranted by characterization but not production tested.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS143G - MAY 1992 - REVISED DECEMBER 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		SN54LVTH16245A				SN74LVTH16245A							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX		
^t PLH	A or B	B or A	0.5	4.4		5.3	1.5	2.3	3.3		3.7	ns	
^t PHL	AUB	AUB	BOIA	0.5	4.7		5.5	1.3	2.1	3.3		3.5	115
^t PZH	OE	A or B	0.5	7		7.7	1.5	2.8	4.5		5.3	ns	
^t PZL		AUD	0.5	5.8		7.2	1.6	2.9	4.6		5.2	115	
^t PHZ	OE	A or B	1	7.2		7.7	2.3	3.7	5.1		5.5	ns	
^t PLZ		AUB	1	6.3		6.5	2.2	3.5	5.1		5.4	115	
^t sk(o) [‡]									0.5		0.5	ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

\$ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



SCBS143G - MAY 1992 - REVISED DECEMBER 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- z_{r} An input puises are supplied by generators having the following characteristics: PRR \leq 10 MHz, z_{O} = 50 Ω , $t_{r} \leq$ 2.5 ns, $t_{f} \leq$ 2.5
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated